FreeChainXenon/gcc
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

c4x.md (*addqi3_noclobber_reload): Ensure that CC never modified inadvertently.

Browse source 
* config/c4x/c4x.md (*addqi3_noclobber_reload): Ensure that CC never
	modified inadvertently.

From-SVN: r31217
This commit is contained in:
Michael Hayes 2000-01-04 22:12:59 +00:00 • committed by Michael Hayes
parent 966f8bfd16
commit e46fbd72b8
2 changed files with 26 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

5
gcc/ChangeLog
View file

@ -1,3 +1,8 @@
2000-01-05 Michael Hayes <m.hayes@elec.canterbury.ac.nz>
* config/c4x/c4x.md (*addqi3_noclobber_reload): Ensure that CC never
modified inadvertently.
2000-01-04 Joel Sherrill <joel@OARcorp.com> 2000-01-04 Joel Sherrill <joel@OARcorp.com>
* configure.in (v850*-*-rtems*): New target. * configure.in (v850*-*-rtems*): New target.

30
gcc/config/c4x/c4x.md
View file

@ -1,5 +1,5 @@
;; Machine description for the TMS320C[34]x for GNU C compiler ;; Machine description for the TMS320C[34]x for GNU C compiler
;; Copyright (C) 1994-98, 1999 Free Software Foundation, Inc. ;; Copyright (C) 1994-99, 2000 Free Software Foundation, Inc.
;; Contributed by Michael Hayes (m.hayes@elec.canterbury.ac.nz) ;; Contributed by Michael Hayes (m.hayes@elec.canterbury.ac.nz)
;; and Herman Ten Brugge (Haj.Ten.Brugge@net.HCC.nl) ;; and Herman Ten Brugge (Haj.Ten.Brugge@net.HCC.nl)
@ -1885,15 +1885,27 @@
; may be allocated to reload the PLUS and thus gen_reload will ; may be allocated to reload the PLUS and thus gen_reload will
; emit an add insn that may clobber CC. ; emit an add insn that may clobber CC.
(define_insn "*addqi3_noclobber_reload" (define_insn "*addqi3_noclobber_reload"
[(set (match_operand:QI 0 "reg_operand" "=a!r,a!r,a!r") [(set (match_operand:QI 0 "reg_operand" "=a*c,a*c,a*c,!*d,!*d,!*d")
(plus:QI (match_operand:QI 1 "src_operand" "%0,rR,rS<>") (plus:QI (match_operand:QI 1 "src_operand" "%0,rR,rS<>,%0,rR,rS<>")
(match_operand:QI 2 "src_operand" "rIm,JR,rS<>")))] (match_operand:QI 2 "src_operand" "rIm,JR,rS<>,rIm,JR,rS<>")))]
"reload_in_progress" "reload_in_progress"
"@ "*
addi\\t%2,%0 if (IS_STD_REG (REGNO (operands[0])))
addi3\\t%2,%1,%0 {
addi3\\t%2,%1,%0" if (which_alternative == 0)
[(set_attr "type" "binary,binary,binary")]) return \"addi\\t%2,%0\";
else
return \"addi3\\t%2,%1,%0\";
}
else
{
if (which_alternative == 0)
return \"push\\tst\\n\\taddi\\t%2,%0\\n\\tpop\\tst\";
else
return \"push\\tst\\n\\taddi3\\t%2,%1,%0\\n\\tpop\\tst\";
}
"
[(set_attr "type" "binary,binary,binary,multi,multi,multi")])
; Default to int16 data attr. ; Default to int16 data attr.