FreeChainXenon/gcc
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

ia32: Disallow mode(V1TI) [PR103020]

Browse source 
As discussed in the PR, TImode isn't supported for -m32 on x86 (for the same
reason as on most 32-bit targets, no support for > 2 * BITS_PER_WORD
precision integers), but since PR32280 V1TImode is allowed with -msse in SSE
regs, V2TImode with -mavx or V4TImode with -mavx512f.
typedef __int128 V __attribute__((vector_size ({16,32,64}));
will not work, neither typedef int I __attribute__((mode(TI)));
but mode(V1TI), mode(V2TI) etc. are accepted with a warning when those
ISAs are enabled.  But they are certainly not fully supported, for some
optabs maybe, but most of them will not.  And, veclower lowering those ops
to TImode scalar operations will not work either because TImode isn't
supported.

So, this patch keeps V1TImode etc. in VALID*_MODE macros so that we can use
it in certain instructions, but disallows it in
targetm.vector_mode_supported_p, so that we don't offer those modes to the
user as supported.

2021-11-02  Jakub Jelinek  <jakub@redhat.com>

	PR target/103020
	* config/i386/i386.c (ix86_vector_mode_supported_p): Reject vector
	modes with TImode inner mode if 32-bit.

	* gcc.target/i386/pr103020.c: New test.
This commit is contained in:
Jakub Jelinek 2021-11-02 09:44:24 +01:00
parent f81970b5f3
commit e178d02d39
2 changed files with 15 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
gcc/config/i386/i386.c
View file

@ -21989,6 +21989,10 @@ ix86_libgcc_floating_mode_supported_p (scalar_float_mode mode)
static bool
ix86_vector_mode_supported_p (machine_mode mode)
{
/* For ia32, scalar TImode isn't supported and so V1TImode shouldn't be
either. */
if (!TARGET_64BIT && GET_MODE_INNER (mode) == TImode)
return false;
if (TARGET_SSE && VALID_SSE_REG_MODE (mode))
return true;
if (TARGET_SSE2 && VALID_SSE2_REG_MODE (mode))

11
gcc/testsuite/gcc.target/i386/pr103020.c Normal file
View file

@ -0,0 +1,11 @@
/* PR target/103020 */
/* { dg-do compile { target { ! int128 } } } */
/* { dg-additional-options "-mavx512f" } */
typedef int TI __attribute__((mode (TI))); /* { dg-error "unable to emulate" } */
typedef int V1TI __attribute__((mode (V1TI))); /* { dg-error "unable to emulate" } */
typedef int V2TI __attribute__((mode (V2TI))); /* { dg-error "unable to emulate" } */
typedef int V4TI __attribute__((mode (V4TI))); /* { dg-error "unable to emulate" } */
/* { dg-warning "is deprecated" "V1TI" { target *-*-* } .-3 } */
/* { dg-warning "is deprecated" "V2TI" { target *-*-* } .-3 } */
/* { dg-warning "is deprecated" "V4TI" { target *-*-* } .-3 } */