FreeChainXenon/gcc
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

* g++.dg/opt/vtgc1.C: Adjust patterns for ia64.

Browse source 
From-SVN: r50179
This commit is contained in:
Richard Henderson 2002-02-28 18:39:38 -08:00
parent 6f30f1f13c
commit cc36a670f7
2 changed files with 27 additions and 20 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

18
gcc/testsuite/ChangeLog
View file

@ -1,3 +1,7 @@
2002-02-28 Richard Henderson <rth@redhat.com>
* g++.dg/opt/vtgc1.C: Adjust patterns for ia64.
2002-02-27 Hans-Peter Nilsson <hp@bitrange.com>
* gcc.c-torture/execute/20020227-1.c: New test.
@ -85,7 +89,7 @@
2002-02-21 Aldy Hernandez <aldyh@redhat.com>
* gcc.dg/attr-alwaysinline.c: New.
* gcc.dg/attr-alwaysinline.c: New.
2002-02-21 Jakub Jelinek <jakub@redhat.com>
@ -162,7 +166,7 @@
2002-02-13 Stan Shebs <shebs@apple.com>
* gcc.dg/altivec-3.c: New.
* gcc.dg/altivec-3.c: New.
2002-02-12 Jakub Jelinek <jakub@redhat.com>
@ -268,13 +272,13 @@
2002-02-06 Nick Clifton <nickc@cambridge.redhat.com>
* g++.dg/ext/align1.C: Do not use an explicit alignment value
as certain file formats cannot support particularly large
alignments.
as certain file formats cannot support particularly large
alignments.
* g++.dg/warn/weak1.C: Expect a warning from COFF toolchains,
and do not expect to be able to link the executable.
* g++.old-deja/g++.ext/attrib5.C: Expect the compilation to
* g++.old-deja/g++.ext/attrib5.C: Expect the compilation to
fail because the COFF format does not support the weak attribute.
2002-02-05 David Billinghurst <David.Billinghurst@riotinto.com>
@ -283,8 +287,8 @@
2002-02-05 Aldy Hernandez <aldyh@redhat.com>
* gcc.dg/altivec-4.c: AltiVec builtin predicates changed format.
Fix testcase accordingly.
* gcc.dg/altivec-4.c: AltiVec builtin predicates changed format.
Fix testcase accordingly.
2002-02-04 Richard Henderson <rth@redhat.com>

29
gcc/testsuite/g++.dg/opt/vtgc1.C
View file

@ -118,16 +118,19 @@ void x3 (Multivs1 *ii) { ii->f2();}
void x4 (Multiss2 *ii) { ii->f2();}
void x5 (Multivv3 *ii) { ii->f2();}
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*vtable for Multivv3, 0" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*VTT for Multivv3, 0" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*vtable for Multiss2, vtable for Base2" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*vtable for Multivs1, vtable for Base2" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*VTT for Multivs1, vtable for Base2" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*vtable for Multisv0, vtable for Side0" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*VTT for Multisv0, vtable for Side0" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*vtable for Side0, 0" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*vtable for VbasedA, 0" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*VTT for VbasedA, 0" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*vtable for Base2, vtable for Base1" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*vtable for Base1, vtable for Base0" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*vtable for Base0, 0" } }
// Use .* because of ia64's convention of marking symbols with "#", which
// makes it through the c++filt.
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*vtable for Multivv3.*0" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*VTT for Multivv3.*0" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*vtable for Multiss2.*vtable for Base2" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*vtable for Multivs1.*vtable for Base2" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*VTT for Multivs1.*vtable for Base2" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*vtable for Multisv0.*vtable for Side0" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*VTT for Multisv0.*vtable for Side0" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*vtable for Side0.*0" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*vtable for VbasedA.*0" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*VTT for VbasedA.*0" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*vtable for Base2.*vtable for Base1" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*vtable for Base1.*vtable for Base0" } }
// { dg-final { scan-assembler-dem "\.vtable_inherit\[ \t\]*vtable for Base0.*0" } }