FreeChainXenon/gcc
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

aarch64: Disable branch-protection for pcs tests

Browse source 
The tests manipulate the return address in abitest-2.h and thus not
compatible with -mbranch-protection=pac-ret+leaf or
-mbranch-protection=gcs.

gcc/testsuite/ChangeLog:

	* gcc.target/aarch64/aapcs64/func-ret-1.c: Disable branch-protection.
	* gcc.target/aarch64/aapcs64/func-ret-2.c: Likewise.
	* gcc.target/aarch64/aapcs64/func-ret-3.c: Likewise.
	* gcc.target/aarch64/aapcs64/func-ret-4.c: Likewise.
	* gcc.target/aarch64/aapcs64/func-ret-64x1_1.c: Likewise.
This commit is contained in:
Szabolcs Nagy 2023-06-02 13:06:21 +01:00
parent cad7e1e3e0
commit c9d691a7da
5 changed files with 5 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

1
gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-1.c
View file

@ -4,6 +4,7 @@
AAPCS64 \S 4.1. */
/* { dg-do run { target aarch64*-*-* } } */
/* { dg-additional-options "-mbranch-protection=none" } */
/* { dg-additional-sources "abitest.S" } */
#ifndef IN_FRAMEWORK

1
gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-2.c
View file

@ -4,6 +4,7 @@
Homogeneous floating-point aggregate types are covered in func-ret-3.c. */
/* { dg-do run { target aarch64*-*-* } } */
/* { dg-additional-options "-mbranch-protection=none" } */
/* { dg-additional-sources "abitest.S" } */
#ifndef IN_FRAMEWORK

1
gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-3.c
View file

@ -4,6 +4,7 @@
in AAPCS64 \S 4.3.5. */
/* { dg-do run { target aarch64-*-* } } */
/* { dg-additional-options "-mbranch-protection=none" } */
/* { dg-additional-sources "abitest.S" } */
/* { dg-require-effective-target aarch64_big_endian } */

1
gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-4.c
View file

@ -5,6 +5,7 @@
are treated as general composite types. */
/* { dg-do run { target aarch64*-*-* } } */
/* { dg-additional-options "-mbranch-protection=none" } */
/* { dg-additional-sources "abitest.S" } */
/* { dg-require-effective-target aarch64_big_endian } */

1
gcc/testsuite/gcc.target/aarch64/aapcs64/func-ret-64x1_1.c
View file

@ -3,6 +3,7 @@
Test 64-bit singleton vector types which should be in FP/SIMD registers. */
/* { dg-do run { target aarch64*-*-* } } */
/* { dg-additional-options "-mbranch-protection=none" } */
/* { dg-additional-sources "abitest.S" } */
#ifndef IN_FRAMEWORK