FreeChainXenon/gcc
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

re PR testsuite/87433 (gcc.dg/zero_bits_compound-1.c and gcc.target/aarch64/ashltidisi.c tests fail after combine two to two instruction patch on aarch64)

Browse source 
2018-09-28  Steve Ellcey  <sellcey@cavium.com>

	PR testsuite/87433
	* gcc.target/aarch64/ashltidisi.c: Expect 3 asr instructions
	instead of 4.

From-SVN: r264692
This commit is contained in:
Steve Ellcey 2018-09-28 14:44:15 +00:00 • committed by Steve Ellcey
parent 259cd78a20
commit a8b4e6c45a
2 changed files with 7 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
gcc/testsuite/ChangeLog
View file

@ -1,3 +1,9 @@
2018-09-26 Steve Ellcey <sellcey@cavium.com>
PR testsuite/87433
* gcc.target/aarch64/ashltidisi.c: Expect 3 asr instructions
instead of 4.
2018-09-28 Steve Ellcey <sellcey@cavium.com>
PR testsuite/87433

2
gcc/testsuite/gcc.target/aarch64/ashltidisi.c
View file

@ -45,5 +45,5 @@ main (int argc, char **argv)
return 0;
}
/* { dg-final { scan-assembler-times "asr" 4 } } */
/* { dg-final { scan-assembler-times "asr" 3 } } */
/* { dg-final { scan-assembler-not "extr\t" } } */