FreeChainXenon/gcc
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

rs6000.md (isa attribute): Add support for for a future processor.

Browse source 
2019-06-20  Michael Meissner  <meissner@linux.ibm.com>

	* config/rs6000/rs6000.md (isa attribute): Add support for
	for a future processor.

From-SVN: r272513
This commit is contained in:
Michael Meissner 2019-06-20 17:10:51 +00:00 • committed by Michael Meissner
parent 7772dbe2fa
commit 7ca50393b3
2 changed files with 11 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
gcc/ChangeLog
View file

@ -1,3 +1,8 @@
2019-06-20 Michael Meissner <meissner@linux.ibm.com>
* config/rs6000/rs6000.md (isa attribute): Add support for
for a future processor.
2019-06-20 H.J. Lu <hongjiu.lu@intel.com>
PR target/54855

7
gcc/config/rs6000/rs6000.md
View file

@ -267,7 +267,8 @@
(const (symbol_ref "(enum attr_cpu) rs6000_tune")))
;; The ISA we implement.
(define_attr "isa" "any,p5,p6,p7,p7v,p8v,p9v,p9kf,p9tf" (const_string "any"))
(define_attr "isa" "any,p5,p6,p7,p7v,p8v,p9v,p9kf,p9tf,fut"
(const_string "any"))
;; Is this alternative enabled for the current CPU/ISA/etc.?
(define_attr "enabled" ""
@ -306,6 +307,10 @@
(and (eq_attr "isa" "p9tf")
(match_test "FLOAT128_VECTOR_P (TFmode)"))
(const_int 1)
(and (eq_attr "isa" "fut")
(match_test "TARGET_FUTURE"))
(const_int 1)
] (const_int 0)))
;; If this instruction is microcoded on the CELL processor