FreeChainXenon/gcc
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

[PR106746] drop cselib addr lookup in debug insn mem

Browse source 
The testcase used to get scheduled differently depending on the
presence of debug insns with MEMs.  It's not clear to me why those
MEMs affected scheduling, but the cselib pre-canonicalization of the
MEM address is not used at all when analyzing debug insns, so the
memory allocation and lookup are pure waste.  Somehow, avoiding that
waste fixes the problem, or makes it go latent.


for  gcc/ChangeLog

	PR debug/106746
	* sched-deps.cc (sched_analyze_2): Skip cselib address lookup
	within debug insns.

for  gcc/testsuite/ChangeLog

	PR debug/106746
	* gcc.target/i386/pr106746.c: New.
This commit is contained in:
Alexandre Oliva 2023-01-19 01:09:15 -03:00 • committed by Alexandre Oliva
parent 9f98cfa51b
commit 3c99493bf3
2 changed files with 47 additions and 18 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
gcc/sched-deps.cc
View file

@ -2604,6 +2604,8 @@ sched_analyze_2 (class deps_desc *deps, rtx x, rtx_insn *insn)
}
case MEM:
{
if (!DEBUG_INSN_P (insn))
{
/* Reading memory. */
rtx_insn_list *u;
@ -2623,8 +2625,6 @@ sched_analyze_2 (class deps_desc *deps, rtx x, rtx_insn *insn)
insn);
}
if (!DEBUG_INSN_P (insn))
{
t = canon_rtx (t);
pending = deps->pending_read_insns;
pending_mem = deps->pending_read_mems;

29
gcc/testsuite/gcc.target/i386/pr106746.c Normal file
View file

@ -0,0 +1,29 @@
/* { dg-do compile } */
/* { dg-options "-O2 -fsched2-use-superblocks -fcompare-debug -Wno-psabi" } */
typedef char __attribute__((__vector_size__ (64))) U;
typedef short __attribute__((__vector_size__ (64))) V;
typedef int __attribute__((__vector_size__ (64))) W;
char c;
U a;
U *r;
W foo0_v512u32_0;
void
foo (W)
{
U u;
V v;
W w = __builtin_shuffle (foo0_v512u32_0, foo0_v512u32_0);
u =
__builtin_shufflevector (a, u, 3, 0, 4, 9, 9, 6, 7, 8, 5,
0, 6, 1, 8, 1, 2, 8, 6,
1, 8, 4, 9, 3, 8, 4, 6, 0, 9, 0, 1, 8, 2, 3, 3,
0, 4, 9, 9, 6, 7, 8, 5,
0, 6, 1, 8, 1, 2, 8, 6,
1, 8, 4, 9, 3, 8, 4, 6, 0, 9, 0, 1, 8, 2, 3);
v *= c;
w &= c;
*r = (U) v + (U) w;
}