FreeChainXenon/gcc
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

sse.md (copysign<mode>3): Allocate registers only for operands[5] and operands[6].

Browse source 
* config/i386/sse.md (copysign<mode>3): Allocate registers only for
	operands[5] and operands[6].

From-SVN: r149690
This commit is contained in:
Uros Bizjak 2009-07-15 16:29:39 +02:00
parent fde4b6f5b4
commit 1fba7394b0
2 changed files with 11 additions and 10 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

13
gcc/ChangeLog
View file

@ -1,3 +1,8 @@
2009-07-15 Uros Bizjak <ubizjak@gmail.com>
* config/i386/sse.md (copysign<mode>3): Allocate registers only for
operands[5] and operands[6].
2009-07-15 Jakub Jelinek <jakub@redhat.com>
PR middle-end/40747
@ -19,8 +24,7 @@
2009-07-15 Richard Guenther <rguenther@suse.de>
PR middle-end/40753
* alias.c (ao_ref_from_mem): Reject FUNCTION_DECL and LABEL_DECL
bases.
* alias.c (ao_ref_from_mem): Reject FUNCTION_DECL and LABEL_DECL bases.
2009-07-15 Maxim Kuvyrkov <maxim@codesourcery.com>
@ -35,9 +39,8 @@
2009-07-14 Ghassan Shobaki <ghassan.shobaki@amd.com>
* doc/invoke.texi: Added descriptions of the
scheduling heuristics that are enabled/disabled
by the flags introduced by a previous patch.
* doc/invoke.texi: Added descriptions of the scheduling heuristics
that are enabled/disabled by the flags introduced by a previous patch.
2009-07-14 DJ Delorie <dj@redhat.com>

8
gcc/config/i386/sse.md
View file

@ -1605,13 +1605,11 @@
(ior:SSEMODEF2P (match_dup 5) (match_dup 6)))]
"SSE_VEC_FLOAT_MODE_P (<MODE>mode)"
{
int i;
for (i = 3; i < 7; i++)
operands[i] = gen_reg_rtx (<MODE>mode);
operands[3] = ix86_build_signbit_mask (<ssescalarmode>mode, 1, 1);
operands[4] = ix86_build_signbit_mask (<ssescalarmode>mode, 1, 0);
operands[5] = gen_reg_rtx (<MODE>mode);
operands[6] = gen_reg_rtx (<MODE>mode);
})
;; Also define scalar versions. These are used for abs, neg, and