FreeChainXenon/binutils-gdb
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
binutils-gdb/gprofng/common
History
Exact
Yixuan Chen 762c38d552 RISC-V:[gprofng] Minimal support gprofng for riscv. 
ChangeLog: Add target riscv to --enable-gprofng.

2024-07-04  Yixuan Chen  <chenyixuan@iscas.ac.cn>

        * configure: Add riscv.
        * configure.ac: Add riscv.

gprofng/ChangeLog: Minimal support gprofng for riscv.

2024-07-04  Yixuan Chen  <chenyixuan@iscas.ac.cn>

        * gprofng/common/core_pcbe.c (core_pcbe_init): Add RISC-V vendor conditon.
        (defined): Add riscv.
        * gprofng/common/cpuid.c (defined): Add risc-v hwprobe.
        * gprofng/common/gp-defs.h (TOK_A_RISCV): Add riscv.
        (defined): Add riscv.
        (ARCH_RISCV): Add riscv.
        * gprofng/common/hwc_cpus.h: Add RISC-V vendor.
        * gprofng/common/hwcfuncs.h (HW_INTERVAL_TYPE): Remove useless defination.
        * gprofng/configure: Add riscv.
        * gprofng/configure.ac: Add riscv.
        * gprofng/libcollector/hwprofile.h (ARCH): Add RISC-V register.
        (CONTEXT_PC): Add RISC-V register.
        (CONTEXT_FP): Add RISC-V register.
        (CONTEXT_SP): Add RISC-V register.
        (SETFUNCTIONCONTEXT):
        * gprofng/libcollector/libcol_util.c (__collector_util_init): Fix libc open condition.
        * gprofng/libcollector/libcol_util.h (ARCH): Add RISC-V.
        * gprofng/libcollector/unwind.c (ARCH): Add RISC-V register.
        (GET_PC): Add RISC-V register.
        (GET_SP): Add RISC-V register.
        (GET_FP): Add RISC-V register.
        (FILL_CONTEXT):
        * gprofng/src/DbeSession.cc (ARCH): Add RISC-V.
        * gprofng/src/Disasm.cc (Disasm::disasm_open): Add RISC-V.
        * gprofng/src/Experiment.cc (Experiment::ExperimentHandler::startElement): Add RISC-V.
        * gprofng/src/checks.cc (ARCH): Add RISC-V.
        * gprofng/src/collctrl.cc (defined): Set risc-v cpu frequency to 1000MHz as default for now, will fix when I find a better method to get cpu frequency.
        (read_cpuinfo): Add "mvendorid" condition according to risc-v /proc/cpuinfo file content.
        * gprofng/src/dbe_types.h (enum Platform_t): Add RISC-V.
2024-07-10 15:16:03 -07:00
..
cc_libcollector.h Update year range in copyright notice of binutils files 2024-01-04 22:58:12 +10:30
config.h.in gprofng: fix build issues on musl 2022-09-14 18:38:09 -07:00
core_pcbe.c RISC-V:[gprofng] Minimal support gprofng for riscv. 2024-07-10 15:16:03 -07:00
cpu_frequency.h Update year range in copyright notice of binutils files 2024-01-04 22:58:12 +10:30
cpuid.c RISC-V:[gprofng] Minimal support gprofng for riscv. 2024-07-10 15:16:03 -07:00
gp-defs.h RISC-V:[gprofng] Minimal support gprofng for riscv. 2024-07-10 15:16:03 -07:00
gp-experiment.h gprofng: Remove unused macros 2024-02-01 13:22:52 -08:00
gp-time.h Update year range in copyright notice of binutils files 2024-01-04 22:58:12 +10:30
hwc_cpus.h RISC-V:[gprofng] Minimal support gprofng for riscv. 2024-07-10 15:16:03 -07:00
hwcdrv.c gprofng: add hardware counters for Intel Ice Lake processor 2024-07-09 10:50:05 -07:00
hwcdrv.h gprofng: add hardware counters for AMD Zen3 2024-05-17 18:28:05 -07:00
hwcentry.h gprofng: add hardware counters for Intel Ice Lake processor 2024-07-09 10:50:05 -07:00
hwcfuncs.c gprofng: add hardware counters for Intel Ice Lake processor 2024-07-09 10:50:05 -07:00
hwcfuncs.h RISC-V:[gprofng] Minimal support gprofng for riscv. 2024-07-10 15:16:03 -07:00
hwctable.c gprofng: add hardware counters for Intel Ice Lake processor 2024-07-09 10:50:05 -07:00
lib-config.h.in gprofng: fix regression in build and a race condition in autoreconf 2022-07-18 10:41:10 -07:00
opteron_pcbe.c gprofng: add hardware counters for AMD Zen3 2024-05-17 18:28:05 -07:00