FreeChainXenon/binutils-gdb
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Mon Oct 21 16:16:26 1996 Martin M. Hunt <hunt@pizza.cygnus.com>

Browse source 
* interp.c (sim_resume): Change the way single-stepping and exceptions
 	are handled so single-stepping works again.
This commit is contained in:
Martin Hunt 1996-10-21 23:17:43 +00:00
parent 23da411ac8
commit eca43eb1f5
2 changed files with 10 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

5
sim/d10v/ChangeLog
View file

@ -1,3 +1,8 @@
Mon Oct 21 16:16:26 1996 Martin M. Hunt <hunt@pizza.cygnus.com>
* interp.c (sim_resume): Change the way single-stepping and exceptions
are handled so single-stepping works again.
Thu Oct 17 12:24:16 1996 Michael Meissner <meissner@tiktok.cygnus.com> Thu Oct 17 12:24:16 1996 Michael Meissner <meissner@tiktok.cygnus.com>
* endian.c: Optimize simulated loads/stores on x86, AIX, and big * endian.c: Optimize simulated loads/stores on x86, AIX, and big

9
sim/d10v/interp.c
View file

@ -317,11 +317,7 @@ sim_resume (step, siggnal)
/* (*d10v_callback->printf_filtered) (d10v_callback, "sim_resume (%d,%d) PC=0x%x\n",step,siggnal,PC); */ /* (*d10v_callback->printf_filtered) (d10v_callback, "sim_resume (%d,%d) PC=0x%x\n",step,siggnal,PC); */
if (step)
State.exception = SIGTRAP;
else
State.exception = 0; State.exception = 0;
do do
{ {
uint32 byte_pc = ((uint32)PC) << 2; uint32 byte_pc = ((uint32)PC) << 2;
@ -369,7 +365,10 @@ sim_resume (step, siggnal)
PC++; PC++;
} }
} }
while (!State.exception); while ( !State.exception && !step);
if (step && !State.exception)
State.exception = SIGTRAP;
} }
int int