Fix disassembly of RX zero-offset register indirect instructions.
opcode * rx.h (enum RX_Operand_Type): Add RX_Operand_Zero_Indirect. opcodes * rx-decode.opc (rx_disp): If the displacement is zero, set the type to RX_Operand_Zero_Indirect. * rx-decode.c: Regenerate. * rx-dis (print_insn): Handle RX_Operand_Zero_Indirect. gas * config/rx-parse.y: Allow zero value for 5-bit displacements. tests * gas/rx/mov.sm: Add tests for zero offset indirect moves. * gas/rx/mov.d: Update expected output.
This commit is contained in:
parent
a62e598977
commit
e292aa7a95
11 changed files with 560 additions and 480 deletions
|
@ -48,6 +48,7 @@ typedef enum
|
|||
RX_Operand_Immediate, /* #addend */
|
||||
RX_Operand_Register, /* Rn */
|
||||
RX_Operand_Indirect, /* [Rn + addend] */
|
||||
RX_Operand_Zero_Indirect,/* [Rn] */
|
||||
RX_Operand_Postinc, /* [Rn+] */
|
||||
RX_Operand_Predec, /* [-Rn] */
|
||||
RX_Operand_Condition, /* eq, gtu, etc */
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue