FreeChainXenon/binutils-gdb
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

(sim_core_signal): Add missing "\n" in message.

Browse source 
Forgot to check in yesterday.
This commit is contained in:
Doug Evans 1997-11-14 21:52:04 +00:00
parent e7f1439940
commit cf02c13ce2
1 changed files with 7 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

11
sim/common/sim-core.c
View file

@ -108,16 +108,19 @@ sim_core_signal (SIM_DESC sd,
sim_core_signals sig) sim_core_signals sig)
{ {
const char *copy = (transfer == read_transfer ? "read" : "write"); const char *copy = (transfer == read_transfer ? "read" : "write");
/* The CIA could either be a struct or a simple type. Regardless,
the address of the instruction is found in the first word. */
address_word ip = *(address_word*)&cia;
switch (sig) switch (sig)
{ {
case sim_core_unmapped_signal: case sim_core_unmapped_signal:
sim_io_eprintf (sd, "core: %d byte %s to unmaped address 0x%lx\n", sim_io_eprintf (sd, "core: %d byte %s to unmaped address 0x%lx at 0x%lx\n",
nr_bytes, copy, (unsigned long) addr); nr_bytes, copy, (unsigned long) addr, (unsigned long) ip);
sim_engine_halt (sd, cpu, NULL, cia, sim_signalled, SIGSEGV); sim_engine_halt (sd, cpu, NULL, cia, sim_signalled, SIGSEGV);
break; break;
case sim_core_unaligned_signal: case sim_core_unaligned_signal:
sim_io_eprintf (sd, "core: %d byte misaligned %s to address 0x%lx", sim_io_eprintf (sd, "core: %d byte misaligned %s to address 0x%lx at 0x%lx\n",
nr_bytes, copy, (unsigned long) addr); nr_bytes, copy, (unsigned long) addr, (unsigned long) ip);
sim_engine_halt (sd, cpu, NULL, cia, sim_signalled, SIGBUS); sim_engine_halt (sd, cpu, NULL, cia, sim_signalled, SIGBUS);
break; break;
default: default: