Initial creation of sourceware repository
This commit is contained in:
parent
cd946cff9e
commit
c906108c21
2470 changed files with 976797 additions and 0 deletions
49
sim/i960/i960-sim.h
Normal file
49
sim/i960/i960-sim.h
Normal file
|
@ -0,0 +1,49 @@
|
|||
#ifndef I960_SIM_H
|
||||
#define I960_SIM_H
|
||||
|
||||
/* gdb register numbers */
|
||||
/* Copied from gdb/config/i960/tc-i960.h. */
|
||||
#define PCW_REGNUM 32 /* process control word */
|
||||
#define ACW_REGNUM 33 /* arithmetic control word */
|
||||
#define TCW_REGNUM 34 /* trace control word */
|
||||
#define IP_REGNUM 35 /* instruction pointer */
|
||||
#define FP0_REGNUM 36 /* First floating point register */
|
||||
/* Some registers have more than one name */
|
||||
#define PC_REGNUM IP_REGNUM /* GDB refers to ip as the Program Counter */
|
||||
|
||||
#define GETTWI GETTSI
|
||||
#define SETTWI SETTSI
|
||||
|
||||
/* Exception, Interrupt, and Trap addresses */
|
||||
/* ??? Hack for traps.c. */
|
||||
#define EIT_TRAP_BASE_ADDR 0x40
|
||||
|
||||
/* Special purpose traps. */
|
||||
/* ??? Hack for traps.c. */
|
||||
#define TRAP_SYSCALL 0
|
||||
#define TRAP_BREAKPOINT 1
|
||||
|
||||
/* Cache Purge Control (only exists on early versions of chips) */
|
||||
/* ??? Hack for devices.c. */
|
||||
#define MSPR_ADDR 0xfffffff7
|
||||
#define MSPR_PURGE 1
|
||||
|
||||
/* Cache Control Register */
|
||||
/* ??? Hack for devices.c. */
|
||||
#define MCCR_ADDR 0xffffffff
|
||||
#define MCCR_CP 0x80
|
||||
|
||||
/* Start address and length of all device support. */
|
||||
/* ??? Hack for sim-if.c. */
|
||||
#define I960_DEVICE_ADDR 0xff000000
|
||||
#define I960_DEVICE_LEN 0x00ffffff
|
||||
|
||||
/* sim_core_attach device argument. */
|
||||
/* ??? Hack for sim-if.c. */
|
||||
extern device i960_devices;
|
||||
|
||||
/* FIXME: Temporary, until device support ready. */
|
||||
/* ??? Hack for devices.c. */
|
||||
struct _device { int foo; };
|
||||
|
||||
#endif I960_SIM_H
|
Loading…
Add table
Add a link
Reference in a new issue