gdb/ChangeLog:
2004-07-20 Jim Blandy <jimb@redhat.com> Use a fixed register numbering when communicating with the PowerPC simulator. * ppc-tdep.h (struct gdbarch_tdep): New member: 'sim_regno'. * rs6000-tdep.c: #include "sim-regno.h" and "gdb/sim-ppc.h". (set_sim_regno, init_sim_regno_table, rs6000_register_sim_regno): New functions. (rs6000_gdbarch_init): Register rs6000_register_sim_regno. Call init_sim_regno_table. * Makefile.in (gdb_sim_ppc_h): New variable. (rs6000-tdep.o): Update dependencies. include/gdb/ChangeLog: 2004-07-20 Jim Blandy <jimb@redhat.com> * sim-ppc.h: New file. sim/ppc/ChangeLog: 2004-07-20 Jim Blandy <jimb@redhat.com> Use a fixed register numbering when communicating with the PowerPC simulator. * sim_calls.c: #include "registers.h" and "gdb/sim-ppc.h"; do not include GDB's "defs.h". (gdb_register_name_table): New variable. (gdb_register_name_table_size): New enum constant. (gdb_register_name): New function. (sim_fetch_register, sim_store_register): Use gdb_register_name, instead of calling gdbarch_register_name. * Makefile.in (GDB_SIM_PPC_H): New variable. (DEFS_H): Delete variable. (sim_calls.o): Update dependencies.
This commit is contained in:
Jim Blandy
parent
df4a695802
commit
9f64376872
8 changed files with 485 additions and 39 deletions
|
|
@ -1,3 +1,16 @@
|
||||||
|
2004-08-04 Jim Blandy <jimb@redhat.com>
|
||||||
|
|
||||||
|
Use a fixed register numbering when communicating with the PowerPC
|
||||||
|
simulator.
|
||||||
|
* ppc-tdep.h (struct gdbarch_tdep): New member: 'sim_regno'.
|
||||||
|
* rs6000-tdep.c: #include "sim-regno.h" and "gdb/sim-ppc.h".
|
||||||
|
(set_sim_regno, init_sim_regno_table, rs6000_register_sim_regno):
|
||||||
|
New functions.
|
||||||
|
(rs6000_gdbarch_init): Register rs6000_register_sim_regno. Call
|
||||||
|
init_sim_regno_table.
|
||||||
|
* Makefile.in (gdb_sim_ppc_h): New variable.
|
||||||
|
(rs6000-tdep.o): Update dependencies.
|
||||||
|
|
||||||
2004-08-02 Andrew Cagney <cagney@gnu.org>
|
2004-08-02 Andrew Cagney <cagney@gnu.org>
|
||||||
|
|
||||||
* cris-tdep.c (cris_register_size): Restore function, still used
|
* cris-tdep.c (cris_register_size): Restore function, still used
|
||||||
|
|
|
||||||
|
|
@ -593,6 +593,7 @@ gdb_callback_h = $(INCLUDE_DIR)/gdb/callback.h
|
||||||
gdb_sim_arm_h = $(INCLUDE_DIR)/gdb/sim-arm.h
|
gdb_sim_arm_h = $(INCLUDE_DIR)/gdb/sim-arm.h
|
||||||
gdb_sim_d10v_h = $(INCLUDE_DIR)/gdb/sim-d10v.h
|
gdb_sim_d10v_h = $(INCLUDE_DIR)/gdb/sim-d10v.h
|
||||||
gdb_sim_frv_h = $(INCLUDE_DIR)/gdb/sim-frv.h
|
gdb_sim_frv_h = $(INCLUDE_DIR)/gdb/sim-frv.h
|
||||||
|
gdb_sim_ppc_h = $(INCLUDE_DIR)/gdb/sim-ppc.h
|
||||||
gdb_sim_sh_h = $(INCLUDE_DIR)/gdb/sim-sh.h
|
gdb_sim_sh_h = $(INCLUDE_DIR)/gdb/sim-sh.h
|
||||||
splay_tree_h = $(INCLUDE_DIR)/splay-tree.h
|
splay_tree_h = $(INCLUDE_DIR)/splay-tree.h
|
||||||
hashtab_h = $(INCLUDE_DIR)/hashtab.h
|
hashtab_h = $(INCLUDE_DIR)/hashtab.h
|
||||||
|
|
@ -2400,7 +2401,8 @@ rs6000-tdep.o: rs6000-tdep.c $(defs_h) $(frame_h) $(inferior_h) $(symtab_h) \
|
||||||
$(osabi_h) $(libbfd_h) $(coff_internal_h) $(libcoff_h) \
|
$(osabi_h) $(libbfd_h) $(coff_internal_h) $(libcoff_h) \
|
||||||
$(coff_xcoff_h) $(libxcoff_h) $(elf_bfd_h) $(solib_svr4_h) \
|
$(coff_xcoff_h) $(libxcoff_h) $(elf_bfd_h) $(solib_svr4_h) \
|
||||||
$(ppc_tdep_h) $(gdb_assert_h) $(dis_asm_h) $(trad_frame_h) \
|
$(ppc_tdep_h) $(gdb_assert_h) $(dis_asm_h) $(trad_frame_h) \
|
||||||
$(frame_unwind_h) $(frame_base_h) $(infcall_h)
|
$(frame_unwind_h) $(frame_base_h) $(infcall_h) $(sim_regno_h) \
|
||||||
|
$(gdb_sim_ppc_h)
|
||||||
s390-nat.o: s390-nat.c $(defs_h) $(tm_h) $(regcache_h) $(inferior_h) \
|
s390-nat.o: s390-nat.c $(defs_h) $(tm_h) $(regcache_h) $(inferior_h) \
|
||||||
$(s390_tdep_h)
|
$(s390_tdep_h)
|
||||||
s390-tdep.o: s390-tdep.c $(defs_h) $(arch_utils_h) $(frame_h) $(inferior_h) \
|
s390-tdep.o: s390-tdep.c $(defs_h) $(arch_utils_h) $(frame_h) $(inferior_h) \
|
||||||
|
|
|
||||||
|
|
@ -171,6 +171,11 @@ struct gdbarch_tdep
|
||||||
int ppc_spefscr_regnum; /* SPE 'spefscr' register */
|
int ppc_spefscr_regnum; /* SPE 'spefscr' register */
|
||||||
int lr_frame_offset; /* Offset to ABI specific location where
|
int lr_frame_offset; /* Offset to ABI specific location where
|
||||||
link register is saved. */
|
link register is saved. */
|
||||||
|
|
||||||
|
/* An array of integers, such that sim_regno[I] is the simulator
|
||||||
|
register number for GDB register number I, or -1 if the
|
||||||
|
simulator does not implement that register. */
|
||||||
|
int *sim_regno;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
||||||
|
|
|
||||||
|
|
@ -37,6 +37,8 @@
|
||||||
#include "parser-defs.h"
|
#include "parser-defs.h"
|
||||||
#include "osabi.h"
|
#include "osabi.h"
|
||||||
#include "infcall.h"
|
#include "infcall.h"
|
||||||
|
#include "sim-regno.h"
|
||||||
|
#include "gdb/sim-ppc.h"
|
||||||
|
|
||||||
#include "libbfd.h" /* for bfd_default_set_arch_mach */
|
#include "libbfd.h" /* for bfd_default_set_arch_mach */
|
||||||
#include "coff/internal.h" /* for libcoff.h */
|
#include "coff/internal.h" /* for libcoff.h */
|
||||||
|
|
@ -182,6 +184,106 @@ ppc_floating_point_unit_p (struct gdbarch *gdbarch)
|
||||||
return (tdep->ppc_fp0_regnum >= 0
|
return (tdep->ppc_fp0_regnum >= 0
|
||||||
&& tdep->ppc_fpscr_regnum >= 0);
|
&& tdep->ppc_fpscr_regnum >= 0);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
static void
|
||||||
|
set_sim_regno (int *table, int gdb_regno, int sim_regno)
|
||||||
|
{
|
||||||
|
/* Make sure we don't try to assign any given GDB register a sim
|
||||||
|
register number more than once. */
|
||||||
|
gdb_assert (table[gdb_regno] == -1);
|
||||||
|
table[gdb_regno] = sim_regno;
|
||||||
|
}
|
||||||
|
|
||||||
|
static void
|
||||||
|
init_sim_regno_table (struct gdbarch *arch)
|
||||||
|
{
|
||||||
|
struct gdbarch_tdep *tdep = gdbarch_tdep (arch);
|
||||||
|
int total_regs = gdbarch_num_regs (arch) + gdbarch_num_pseudo_regs (arch);
|
||||||
|
const struct reg *regs = tdep->regs;
|
||||||
|
int *sim_regno = GDBARCH_OBSTACK_CALLOC (arch, total_regs, int);
|
||||||
|
int i;
|
||||||
|
|
||||||
|
/* Presume that all registers not explicitly mentioned below are
|
||||||
|
unavailable from the sim. */
|
||||||
|
for (i = 0; i < total_regs; i++)
|
||||||
|
sim_regno[i] = -1;
|
||||||
|
|
||||||
|
/* General-purpose registers. */
|
||||||
|
for (i = 0; i < ppc_num_gprs; i++)
|
||||||
|
set_sim_regno (sim_regno, tdep->ppc_gp0_regnum + i, sim_ppc_r0_regnum + i);
|
||||||
|
|
||||||
|
/* Floating-point registers. */
|
||||||
|
if (tdep->ppc_fp0_regnum >= 0)
|
||||||
|
for (i = 0; i < ppc_num_fprs; i++)
|
||||||
|
set_sim_regno (sim_regno,
|
||||||
|
tdep->ppc_fp0_regnum + i,
|
||||||
|
sim_ppc_f0_regnum + i);
|
||||||
|
if (tdep->ppc_fpscr_regnum >= 0)
|
||||||
|
set_sim_regno (sim_regno, tdep->ppc_fpscr_regnum, sim_ppc_fpscr_regnum);
|
||||||
|
|
||||||
|
set_sim_regno (sim_regno, gdbarch_pc_regnum (arch), sim_ppc_pc_regnum);
|
||||||
|
set_sim_regno (sim_regno, tdep->ppc_ps_regnum, sim_ppc_ps_regnum);
|
||||||
|
set_sim_regno (sim_regno, tdep->ppc_cr_regnum, sim_ppc_cr_regnum);
|
||||||
|
|
||||||
|
/* Segment registers. */
|
||||||
|
if (tdep->ppc_sr0_regnum >= 0)
|
||||||
|
for (i = 0; i < ppc_num_srs; i++)
|
||||||
|
set_sim_regno (sim_regno,
|
||||||
|
tdep->ppc_sr0_regnum + i,
|
||||||
|
sim_ppc_sr0_regnum + i);
|
||||||
|
|
||||||
|
/* Altivec registers. */
|
||||||
|
if (tdep->ppc_vr0_regnum >= 0)
|
||||||
|
{
|
||||||
|
for (i = 0; i < ppc_num_vrs; i++)
|
||||||
|
set_sim_regno (sim_regno,
|
||||||
|
tdep->ppc_vr0_regnum + i,
|
||||||
|
sim_ppc_vr0_regnum + i);
|
||||||
|
|
||||||
|
/* FIXME: jimb/2004-07-15: when we have tdep->ppc_vscr_regnum,
|
||||||
|
we can treat this more like the other cases. */
|
||||||
|
set_sim_regno (sim_regno,
|
||||||
|
tdep->ppc_vr0_regnum + ppc_num_vrs,
|
||||||
|
sim_ppc_vscr_regnum);
|
||||||
|
}
|
||||||
|
/* vsave is a special-purpose register, so the code below handles it. */
|
||||||
|
|
||||||
|
/* SPE APU (E500) registers. */
|
||||||
|
if (tdep->ppc_ev0_regnum >= 0)
|
||||||
|
for (i = 0; i < ppc_num_gprs; i++)
|
||||||
|
set_sim_regno (sim_regno,
|
||||||
|
tdep->ppc_ev0_regnum + i,
|
||||||
|
sim_ppc_ev0_regnum + i);
|
||||||
|
if (tdep->ppc_acc_regnum >= 0)
|
||||||
|
set_sim_regno (sim_regno, tdep->ppc_acc_regnum, sim_ppc_acc_regnum);
|
||||||
|
/* spefscr is a special-purpose register, so the code below handles it. */
|
||||||
|
|
||||||
|
/* Now handle all special-purpose registers. Verify that they
|
||||||
|
haven't mistakenly been assigned numbers by any of the above
|
||||||
|
code). */
|
||||||
|
for (i = 0; i < total_regs; i++)
|
||||||
|
if (regs[i].spr_num >= 0)
|
||||||
|
set_sim_regno (sim_regno, i, regs[i].spr_num + sim_ppc_spr0_regnum);
|
||||||
|
|
||||||
|
/* Drop the initialized array into place. */
|
||||||
|
tdep->sim_regno = sim_regno;
|
||||||
|
}
|
||||||
|
|
||||||
|
static int
|
||||||
|
rs6000_register_sim_regno (int reg)
|
||||||
|
{
|
||||||
|
struct gdbarch_tdep *tdep = gdbarch_tdep (current_gdbarch);
|
||||||
|
int sim_regno;
|
||||||
|
|
||||||
|
gdb_assert (0 <= reg && reg <= NUM_REGS + NUM_PSEUDO_REGS);
|
||||||
|
sim_regno = tdep->sim_regno[reg];
|
||||||
|
|
||||||
|
if (sim_regno >= 0)
|
||||||
|
return sim_regno;
|
||||||
|
else
|
||||||
|
return LEGACY_SIM_REGNO_IGNORE;
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
/* Register set support functions. */
|
/* Register set support functions. */
|
||||||
|
|
@ -2911,6 +3013,7 @@ rs6000_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)
|
||||||
set_gdbarch_pc_regnum (gdbarch, 64);
|
set_gdbarch_pc_regnum (gdbarch, 64);
|
||||||
set_gdbarch_sp_regnum (gdbarch, 1);
|
set_gdbarch_sp_regnum (gdbarch, 1);
|
||||||
set_gdbarch_deprecated_fp_regnum (gdbarch, 1);
|
set_gdbarch_deprecated_fp_regnum (gdbarch, 1);
|
||||||
|
set_gdbarch_register_sim_regno (gdbarch, rs6000_register_sim_regno);
|
||||||
if (sysv_abi && wordsize == 8)
|
if (sysv_abi && wordsize == 8)
|
||||||
set_gdbarch_return_value (gdbarch, ppc64_sysv_abi_return_value);
|
set_gdbarch_return_value (gdbarch, ppc64_sysv_abi_return_value);
|
||||||
else if (sysv_abi && wordsize == 4)
|
else if (sysv_abi && wordsize == 4)
|
||||||
|
|
@ -3106,6 +3209,8 @@ rs6000_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)
|
||||||
set_gdbarch_software_single_step (gdbarch, rs6000_software_single_step);
|
set_gdbarch_software_single_step (gdbarch, rs6000_software_single_step);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
init_sim_regno_table (gdbarch);
|
||||||
|
|
||||||
return gdbarch;
|
return gdbarch;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
|
||||||
254
include/gdb/sim-ppc.h
Normal file
254
include/gdb/sim-ppc.h
Normal file
|
|
@ -0,0 +1,254 @@
|
||||||
|
/* sim-ppc.h --- interface between PowerPC simulator and GDB.
|
||||||
|
|
||||||
|
Copyright 2004 Free Software Foundation, Inc.
|
||||||
|
|
||||||
|
Contributed by Red Hat.
|
||||||
|
|
||||||
|
This file is part of GDB.
|
||||||
|
|
||||||
|
This program is free software; you can redistribute it and/or
|
||||||
|
modify it under the terms of the GNU General Public License as
|
||||||
|
published by the Free Software Foundation; either version 2 of the
|
||||||
|
License, or (at your option) any later version.
|
||||||
|
|
||||||
|
This program is distributed in the hope that it will be useful, but
|
||||||
|
WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||||
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
||||||
|
General Public License for more details.
|
||||||
|
|
||||||
|
You should have received a copy of the GNU General Public License
|
||||||
|
along with this program; if not, write to the Free Software
|
||||||
|
Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA
|
||||||
|
02111-1307, USA. */
|
||||||
|
|
||||||
|
#if !defined (SIM_PPC_H)
|
||||||
|
#define SIM_PPC_H
|
||||||
|
|
||||||
|
|
||||||
|
/* The register access functions, sim_fetch_register and
|
||||||
|
sim_store_register, use the following numbering for PowerPC
|
||||||
|
registers. */
|
||||||
|
|
||||||
|
enum sim_ppc_regnum
|
||||||
|
{
|
||||||
|
/* General-purpose registers, r0 -- r31. */
|
||||||
|
sim_ppc_r0_regnum,
|
||||||
|
sim_ppc_r1_regnum,
|
||||||
|
sim_ppc_r2_regnum,
|
||||||
|
sim_ppc_r3_regnum,
|
||||||
|
sim_ppc_r4_regnum,
|
||||||
|
sim_ppc_r5_regnum,
|
||||||
|
sim_ppc_r6_regnum,
|
||||||
|
sim_ppc_r7_regnum,
|
||||||
|
sim_ppc_r8_regnum,
|
||||||
|
sim_ppc_r9_regnum,
|
||||||
|
sim_ppc_r10_regnum,
|
||||||
|
sim_ppc_r11_regnum,
|
||||||
|
sim_ppc_r12_regnum,
|
||||||
|
sim_ppc_r13_regnum,
|
||||||
|
sim_ppc_r14_regnum,
|
||||||
|
sim_ppc_r15_regnum,
|
||||||
|
sim_ppc_r16_regnum,
|
||||||
|
sim_ppc_r17_regnum,
|
||||||
|
sim_ppc_r18_regnum,
|
||||||
|
sim_ppc_r19_regnum,
|
||||||
|
sim_ppc_r20_regnum,
|
||||||
|
sim_ppc_r21_regnum,
|
||||||
|
sim_ppc_r22_regnum,
|
||||||
|
sim_ppc_r23_regnum,
|
||||||
|
sim_ppc_r24_regnum,
|
||||||
|
sim_ppc_r25_regnum,
|
||||||
|
sim_ppc_r26_regnum,
|
||||||
|
sim_ppc_r27_regnum,
|
||||||
|
sim_ppc_r28_regnum,
|
||||||
|
sim_ppc_r29_regnum,
|
||||||
|
sim_ppc_r30_regnum,
|
||||||
|
sim_ppc_r31_regnum,
|
||||||
|
|
||||||
|
/* Floating-point registers, f0 -- f31. */
|
||||||
|
sim_ppc_f0_regnum,
|
||||||
|
sim_ppc_f1_regnum,
|
||||||
|
sim_ppc_f2_regnum,
|
||||||
|
sim_ppc_f3_regnum,
|
||||||
|
sim_ppc_f4_regnum,
|
||||||
|
sim_ppc_f5_regnum,
|
||||||
|
sim_ppc_f6_regnum,
|
||||||
|
sim_ppc_f7_regnum,
|
||||||
|
sim_ppc_f8_regnum,
|
||||||
|
sim_ppc_f9_regnum,
|
||||||
|
sim_ppc_f10_regnum,
|
||||||
|
sim_ppc_f11_regnum,
|
||||||
|
sim_ppc_f12_regnum,
|
||||||
|
sim_ppc_f13_regnum,
|
||||||
|
sim_ppc_f14_regnum,
|
||||||
|
sim_ppc_f15_regnum,
|
||||||
|
sim_ppc_f16_regnum,
|
||||||
|
sim_ppc_f17_regnum,
|
||||||
|
sim_ppc_f18_regnum,
|
||||||
|
sim_ppc_f19_regnum,
|
||||||
|
sim_ppc_f20_regnum,
|
||||||
|
sim_ppc_f21_regnum,
|
||||||
|
sim_ppc_f22_regnum,
|
||||||
|
sim_ppc_f23_regnum,
|
||||||
|
sim_ppc_f24_regnum,
|
||||||
|
sim_ppc_f25_regnum,
|
||||||
|
sim_ppc_f26_regnum,
|
||||||
|
sim_ppc_f27_regnum,
|
||||||
|
sim_ppc_f28_regnum,
|
||||||
|
sim_ppc_f29_regnum,
|
||||||
|
sim_ppc_f30_regnum,
|
||||||
|
sim_ppc_f31_regnum,
|
||||||
|
|
||||||
|
/* Altivec vector registers, vr0 -- vr31. */
|
||||||
|
sim_ppc_vr0_regnum,
|
||||||
|
sim_ppc_vr1_regnum,
|
||||||
|
sim_ppc_vr2_regnum,
|
||||||
|
sim_ppc_vr3_regnum,
|
||||||
|
sim_ppc_vr4_regnum,
|
||||||
|
sim_ppc_vr5_regnum,
|
||||||
|
sim_ppc_vr6_regnum,
|
||||||
|
sim_ppc_vr7_regnum,
|
||||||
|
sim_ppc_vr8_regnum,
|
||||||
|
sim_ppc_vr9_regnum,
|
||||||
|
sim_ppc_vr10_regnum,
|
||||||
|
sim_ppc_vr11_regnum,
|
||||||
|
sim_ppc_vr12_regnum,
|
||||||
|
sim_ppc_vr13_regnum,
|
||||||
|
sim_ppc_vr14_regnum,
|
||||||
|
sim_ppc_vr15_regnum,
|
||||||
|
sim_ppc_vr16_regnum,
|
||||||
|
sim_ppc_vr17_regnum,
|
||||||
|
sim_ppc_vr18_regnum,
|
||||||
|
sim_ppc_vr19_regnum,
|
||||||
|
sim_ppc_vr20_regnum,
|
||||||
|
sim_ppc_vr21_regnum,
|
||||||
|
sim_ppc_vr22_regnum,
|
||||||
|
sim_ppc_vr23_regnum,
|
||||||
|
sim_ppc_vr24_regnum,
|
||||||
|
sim_ppc_vr25_regnum,
|
||||||
|
sim_ppc_vr26_regnum,
|
||||||
|
sim_ppc_vr27_regnum,
|
||||||
|
sim_ppc_vr28_regnum,
|
||||||
|
sim_ppc_vr29_regnum,
|
||||||
|
sim_ppc_vr30_regnum,
|
||||||
|
sim_ppc_vr31_regnum,
|
||||||
|
|
||||||
|
/* SPE APU GPR upper halves. These are the upper 32 bits of the
|
||||||
|
gprs; there is one upper-half register for each gpr, so it is
|
||||||
|
appropriate to use sim_ppc_num_gprs for iterating through
|
||||||
|
these. */
|
||||||
|
sim_ppc_rh0_regnum,
|
||||||
|
sim_ppc_rh1_regnum,
|
||||||
|
sim_ppc_rh2_regnum,
|
||||||
|
sim_ppc_rh3_regnum,
|
||||||
|
sim_ppc_rh4_regnum,
|
||||||
|
sim_ppc_rh5_regnum,
|
||||||
|
sim_ppc_rh6_regnum,
|
||||||
|
sim_ppc_rh7_regnum,
|
||||||
|
sim_ppc_rh8_regnum,
|
||||||
|
sim_ppc_rh9_regnum,
|
||||||
|
sim_ppc_rh10_regnum,
|
||||||
|
sim_ppc_rh11_regnum,
|
||||||
|
sim_ppc_rh12_regnum,
|
||||||
|
sim_ppc_rh13_regnum,
|
||||||
|
sim_ppc_rh14_regnum,
|
||||||
|
sim_ppc_rh15_regnum,
|
||||||
|
sim_ppc_rh16_regnum,
|
||||||
|
sim_ppc_rh17_regnum,
|
||||||
|
sim_ppc_rh18_regnum,
|
||||||
|
sim_ppc_rh19_regnum,
|
||||||
|
sim_ppc_rh20_regnum,
|
||||||
|
sim_ppc_rh21_regnum,
|
||||||
|
sim_ppc_rh22_regnum,
|
||||||
|
sim_ppc_rh23_regnum,
|
||||||
|
sim_ppc_rh24_regnum,
|
||||||
|
sim_ppc_rh25_regnum,
|
||||||
|
sim_ppc_rh26_regnum,
|
||||||
|
sim_ppc_rh27_regnum,
|
||||||
|
sim_ppc_rh28_regnum,
|
||||||
|
sim_ppc_rh29_regnum,
|
||||||
|
sim_ppc_rh30_regnum,
|
||||||
|
sim_ppc_rh31_regnum,
|
||||||
|
|
||||||
|
/* SPE APU GPR full registers. Each of these registers is the
|
||||||
|
64-bit concatenation of a 32-bit GPR (providing the lower bits)
|
||||||
|
and a 32-bit upper-half register (providing the higher bits).
|
||||||
|
As for the upper-half registers, it is appropriate to use
|
||||||
|
sim_ppc_num_gprs with these. */
|
||||||
|
sim_ppc_ev0_regnum,
|
||||||
|
sim_ppc_ev1_regnum,
|
||||||
|
sim_ppc_ev2_regnum,
|
||||||
|
sim_ppc_ev3_regnum,
|
||||||
|
sim_ppc_ev4_regnum,
|
||||||
|
sim_ppc_ev5_regnum,
|
||||||
|
sim_ppc_ev6_regnum,
|
||||||
|
sim_ppc_ev7_regnum,
|
||||||
|
sim_ppc_ev8_regnum,
|
||||||
|
sim_ppc_ev9_regnum,
|
||||||
|
sim_ppc_ev10_regnum,
|
||||||
|
sim_ppc_ev11_regnum,
|
||||||
|
sim_ppc_ev12_regnum,
|
||||||
|
sim_ppc_ev13_regnum,
|
||||||
|
sim_ppc_ev14_regnum,
|
||||||
|
sim_ppc_ev15_regnum,
|
||||||
|
sim_ppc_ev16_regnum,
|
||||||
|
sim_ppc_ev17_regnum,
|
||||||
|
sim_ppc_ev18_regnum,
|
||||||
|
sim_ppc_ev19_regnum,
|
||||||
|
sim_ppc_ev20_regnum,
|
||||||
|
sim_ppc_ev21_regnum,
|
||||||
|
sim_ppc_ev22_regnum,
|
||||||
|
sim_ppc_ev23_regnum,
|
||||||
|
sim_ppc_ev24_regnum,
|
||||||
|
sim_ppc_ev25_regnum,
|
||||||
|
sim_ppc_ev26_regnum,
|
||||||
|
sim_ppc_ev27_regnum,
|
||||||
|
sim_ppc_ev28_regnum,
|
||||||
|
sim_ppc_ev29_regnum,
|
||||||
|
sim_ppc_ev30_regnum,
|
||||||
|
sim_ppc_ev31_regnum,
|
||||||
|
|
||||||
|
/* Segment registers, sr0 -- sr15. */
|
||||||
|
sim_ppc_sr0_regnum,
|
||||||
|
sim_ppc_sr1_regnum,
|
||||||
|
sim_ppc_sr2_regnum,
|
||||||
|
sim_ppc_sr3_regnum,
|
||||||
|
sim_ppc_sr4_regnum,
|
||||||
|
sim_ppc_sr5_regnum,
|
||||||
|
sim_ppc_sr6_regnum,
|
||||||
|
sim_ppc_sr7_regnum,
|
||||||
|
sim_ppc_sr8_regnum,
|
||||||
|
sim_ppc_sr9_regnum,
|
||||||
|
sim_ppc_sr10_regnum,
|
||||||
|
sim_ppc_sr11_regnum,
|
||||||
|
sim_ppc_sr12_regnum,
|
||||||
|
sim_ppc_sr13_regnum,
|
||||||
|
sim_ppc_sr14_regnum,
|
||||||
|
sim_ppc_sr15_regnum,
|
||||||
|
|
||||||
|
/* Miscellaneous --- but non-SPR --- registers. */
|
||||||
|
sim_ppc_pc_regnum,
|
||||||
|
sim_ppc_ps_regnum,
|
||||||
|
sim_ppc_cr_regnum,
|
||||||
|
sim_ppc_fpscr_regnum,
|
||||||
|
sim_ppc_acc_regnum,
|
||||||
|
sim_ppc_vscr_regnum,
|
||||||
|
|
||||||
|
/* Special-purpose registers. Each SPR is given a number equal to
|
||||||
|
its number in the ISA --- the number that appears in the mtspr
|
||||||
|
/ mfspr instructions --- plus this constant. */
|
||||||
|
sim_ppc_spr0_regnum
|
||||||
|
};
|
||||||
|
|
||||||
|
|
||||||
|
/* Sizes of various register sets. */
|
||||||
|
enum
|
||||||
|
{
|
||||||
|
sim_ppc_num_gprs = 32,
|
||||||
|
sim_ppc_num_fprs = 32,
|
||||||
|
sim_ppc_num_vrs = 32,
|
||||||
|
sim_ppc_num_srs = 16,
|
||||||
|
sim_ppc_num_sprs = 1024,
|
||||||
|
};
|
||||||
|
|
||||||
|
#endif /* SIM_PPC_H */
|
||||||
|
|
@ -1,3 +1,18 @@
|
||||||
|
2004-08-04 Jim Blandy <jimb@redhat.com>
|
||||||
|
|
||||||
|
Use a fixed register numbering when communicating with the PowerPC
|
||||||
|
simulator.
|
||||||
|
* sim_calls.c: #include "registers.h" and "gdb/sim-ppc.h"; do not
|
||||||
|
include GDB's "defs.h".
|
||||||
|
(gdb_register_name_table): New variable.
|
||||||
|
(gdb_register_name_table_size): New enum constant.
|
||||||
|
(gdb_register_name): New function.
|
||||||
|
(sim_fetch_register, sim_store_register): Use gdb_register_name,
|
||||||
|
instead of calling gdbarch_register_name.
|
||||||
|
* Makefile.in (GDB_SIM_PPC_H): New variable.
|
||||||
|
(DEFS_H): Delete variable.
|
||||||
|
(sim_calls.o): Update dependencies.
|
||||||
|
|
||||||
2004-07-26 Andrew Cagney <cagney@gnu.org>
|
2004-07-26 Andrew Cagney <cagney@gnu.org>
|
||||||
|
|
||||||
Problem from Olaf Hering <olh@suse.de>.
|
Problem from Olaf Hering <olh@suse.de>.
|
||||||
|
|
|
||||||
|
|
@ -172,9 +172,9 @@ all: run $(TARGETLIB) $(GDB_OBJ)
|
||||||
# Headers outside sim/ppc.
|
# Headers outside sim/ppc.
|
||||||
ANSIDECL_H = $(srcroot)/include/ansidecl.h
|
ANSIDECL_H = $(srcroot)/include/ansidecl.h
|
||||||
BFD_H = ../../bfd/bfd.h
|
BFD_H = ../../bfd/bfd.h
|
||||||
DEFS_H = $(srcroot)/gdb/defs.h
|
|
||||||
GDB_CALLBACK_H = $(srcroot)/include/gdb/callback.h
|
GDB_CALLBACK_H = $(srcroot)/include/gdb/callback.h
|
||||||
GDB_REMOTE_SIM_H = $(srcroot)/include/gdb/remote-sim.h
|
GDB_REMOTE_SIM_H = $(srcroot)/include/gdb/remote-sim.h
|
||||||
|
GDB_SIM_PPC_H = $(srcroot)/include/gdb/sim-ppc.h
|
||||||
COMMON_SIM_BASE_H = $(srcroot)/sim/common/sim-base.h
|
COMMON_SIM_BASE_H = $(srcroot)/sim/common/sim-base.h
|
||||||
COMMON_SIM_BASICS_H = $(srcroot)/sim/common/sim-basics.h
|
COMMON_SIM_BASICS_H = $(srcroot)/sim/common/sim-basics.h
|
||||||
COMMON_SIM_FPU_H = $(srcroot)/sim/common/sim-fpu.h
|
COMMON_SIM_FPU_H = $(srcroot)/sim/common/sim-fpu.h
|
||||||
|
|
@ -597,7 +597,7 @@ model.o: model.c $(CPU_H) $(MON_H)
|
||||||
|
|
||||||
events.o: events.c $(BASICS_H) $(EVENTS_H)
|
events.o: events.c $(BASICS_H) $(EVENTS_H)
|
||||||
|
|
||||||
sim_calls.o: sim_calls.c $(PSIM_H) $(OPTIONS_H) $(DEFS_H) $(BFD_H) $(GDB_CALLBACK_H) $(GDB_REMOTE_SIM_H)
|
sim_calls.o: sim_calls.c $(PSIM_H) $(OPTIONS_H) $(REGISTERS_H) $(BFD_H) $(GDB_CALLBACK_H) $(GDB_REMOTE_SIM_H) $(GDB_SIM_PPC_H)
|
||||||
|
|
||||||
spreg.o: spreg.c $(BASICS_H) $(SPREG_H)
|
spreg.o: spreg.c $(BASICS_H) $(SPREG_H)
|
||||||
|
|
||||||
|
|
|
||||||
|
|
@ -25,6 +25,7 @@
|
||||||
|
|
||||||
#include "psim.h"
|
#include "psim.h"
|
||||||
#include "options.h"
|
#include "options.h"
|
||||||
|
#include "registers.h"
|
||||||
|
|
||||||
#undef printf_filtered /* blow away the mapping */
|
#undef printf_filtered /* blow away the mapping */
|
||||||
|
|
||||||
|
|
@ -40,10 +41,10 @@
|
||||||
#endif
|
#endif
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
#include "defs.h"
|
|
||||||
#include "bfd.h"
|
#include "bfd.h"
|
||||||
#include "gdb/callback.h"
|
#include "gdb/callback.h"
|
||||||
#include "gdb/remote-sim.h"
|
#include "gdb/remote-sim.h"
|
||||||
|
#include "gdb/sim-ppc.h"
|
||||||
|
|
||||||
/* Define the rate at which the simulator should poll the host
|
/* Define the rate at which the simulator should poll the host
|
||||||
for a quit. */
|
for a quit. */
|
||||||
|
|
@ -59,29 +60,6 @@ static psim *simulator;
|
||||||
static device *root_device;
|
static device *root_device;
|
||||||
static host_callback *callbacks;
|
static host_callback *callbacks;
|
||||||
|
|
||||||
/* We use GDB's gdbarch_register_name function to map GDB register
|
|
||||||
numbers onto names, which we can then look up in the register
|
|
||||||
table. Since the `set architecture' command can select a new
|
|
||||||
processor variant at run-time, the meanings of the register numbers
|
|
||||||
can change, so we need to make sure the sim uses the same
|
|
||||||
name/number mapping that GDB uses.
|
|
||||||
|
|
||||||
(We don't use the REGISTER_NAME macro, which is a wrapper for
|
|
||||||
gdbarch_register_name. We #include GDB's "defs.h", which tries to
|
|
||||||
#include GDB's "config.h", but gets ours instead, and REGISTER_NAME
|
|
||||||
ends up not getting defined. Simpler to just use
|
|
||||||
gdbarch_register_name directly.)
|
|
||||||
|
|
||||||
We used to just use the REGISTER_NAMES macro from GDB's
|
|
||||||
target-dependent header files, which expanded into an initializer
|
|
||||||
for an array of strings. That was kind of nice, because it meant
|
|
||||||
that libsim.a had only a compile-time dependency on GDB; using
|
|
||||||
gdbarch_register_name directly means that there are now link-time
|
|
||||||
and run-time dependencies too.
|
|
||||||
|
|
||||||
Perhaps the host_callback structure could provide a function for
|
|
||||||
retrieving register names; that would be cleaner. */
|
|
||||||
|
|
||||||
SIM_DESC
|
SIM_DESC
|
||||||
sim_open (SIM_OPEN_KIND kind,
|
sim_open (SIM_OPEN_KIND kind,
|
||||||
host_callback *callback,
|
host_callback *callback,
|
||||||
|
|
@ -177,6 +155,82 @@ sim_write (SIM_DESC sd, SIM_ADDR mem, unsigned char *buf, int length)
|
||||||
}
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/* A table mapping register numbers (as received from GDB) to register
|
||||||
|
names. This table does not handle special-purpose registers: the
|
||||||
|
SPR whose number is N is assigned the register number
|
||||||
|
sim_ppc_spr0_regnum + N. */
|
||||||
|
static const char *gdb_register_name_table[] = {
|
||||||
|
|
||||||
|
/* General-purpose registers: 0 .. 31. */
|
||||||
|
"r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7",
|
||||||
|
"r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15",
|
||||||
|
"r16", "r17", "r18", "r19", "r20", "r21", "r22", "r23",
|
||||||
|
"r24", "r25", "r26", "r27", "r28", "r29", "r30", "r31",
|
||||||
|
|
||||||
|
/* Floating-point registers: 32 .. 63. */
|
||||||
|
"f0", "f1", "f2", "f3", "f4", "f5", "f6", "f7",
|
||||||
|
"f8", "f9", "f10", "f11", "f12", "f13", "f14", "f15",
|
||||||
|
"f16", "f17", "f18", "f19", "f20", "f21", "f22", "f23",
|
||||||
|
"f24", "f25", "f26", "f27", "f28", "f29", "f30", "f31",
|
||||||
|
|
||||||
|
/* Altivec registers: 64 .. 95. */
|
||||||
|
"vr0", "vr1", "vr2", "vr3", "vr4", "vr5", "vr6", "vr7",
|
||||||
|
"vr8", "vr9", "vr10", "vr11", "vr12", "vr13", "vr14", "vr15",
|
||||||
|
"vr16", "vr17", "vr18", "vr19", "vr20", "vr21", "vr22", "vr23",
|
||||||
|
"vr24", "vr25", "vr26", "vr27", "vr28", "vr29", "vr30", "vr31",
|
||||||
|
|
||||||
|
/* SPE APU GPR upper halves: 96 .. 127. */
|
||||||
|
"rh0", "rh1", "rh2", "rh3", "rh4", "rh5", "rh6", "rh7",
|
||||||
|
"rh8", "rh9", "rh10", "rh11", "rh12", "rh13", "rh14", "rh15",
|
||||||
|
"rh16", "rh17", "rh18", "rh19", "rh20", "rh21", "rh22", "rh23",
|
||||||
|
"rh24", "rh25", "rh26", "rh27", "rh28", "rh29", "rh30", "rh31",
|
||||||
|
|
||||||
|
/* SPE APU full 64-bit vector registers: 128 .. 159. */
|
||||||
|
"ev0", "ev1", "ev2", "ev3", "ev4", "ev5", "ev6", "ev7",
|
||||||
|
"ev8", "ev9", "ev10", "ev11", "ev12", "ev13", "ev14", "ev15",
|
||||||
|
"ev16", "ev17", "ev18", "ev19", "ev20", "ev21", "ev22", "ev23",
|
||||||
|
"ev24", "ev25", "ev26", "ev27", "ev28", "ev29", "ev30", "ev31",
|
||||||
|
|
||||||
|
/* Segment registers: 160 .. 175. */
|
||||||
|
"sr0", "sr1", "sr2", "sr3", "sr4", "sr5", "sr6", "sr7",
|
||||||
|
"sr8", "sr9", "sr10", "sr11", "sr12", "sr13", "sr14", "sr15",
|
||||||
|
|
||||||
|
/* Miscellaneous (not special-purpose!) registers: 176 .. 181. */
|
||||||
|
"pc", "ps", "cr", "fpscr", "acc", "vscr"
|
||||||
|
};
|
||||||
|
|
||||||
|
enum {
|
||||||
|
gdb_register_name_table_size = (sizeof (gdb_register_name_table)
|
||||||
|
/ sizeof (gdb_register_name_table[0])),
|
||||||
|
};
|
||||||
|
|
||||||
|
|
||||||
|
/* Return the name of the register whose number is REGNUM, or zero if
|
||||||
|
REGNUM is an invalid register number. */
|
||||||
|
static const char *
|
||||||
|
gdb_register_name (int regnum)
|
||||||
|
{
|
||||||
|
/* Is it a special-purpose register? */
|
||||||
|
if (sim_ppc_spr0_regnum <= regnum
|
||||||
|
&& regnum < sim_ppc_spr0_regnum + sim_ppc_num_sprs)
|
||||||
|
{
|
||||||
|
int spr = regnum - sim_ppc_spr0_regnum;
|
||||||
|
if (spr_is_valid (spr))
|
||||||
|
return spr_name (spr);
|
||||||
|
else
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Is it a valid non-SPR register number? */
|
||||||
|
else if (0 <= regnum && regnum < gdb_register_name_table_size)
|
||||||
|
return gdb_register_name_table[regnum];
|
||||||
|
|
||||||
|
/* Not a valid register number at all. */
|
||||||
|
else
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
int
|
int
|
||||||
sim_fetch_register (SIM_DESC sd, int regno, unsigned char *buf, int length)
|
sim_fetch_register (SIM_DESC sd, int regno, unsigned char *buf, int length)
|
||||||
{
|
{
|
||||||
|
|
@ -186,15 +240,11 @@ sim_fetch_register (SIM_DESC sd, int regno, unsigned char *buf, int length)
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
/* GDB will sometimes ask for the contents of a register named "";
|
regname = gdb_register_name (regno);
|
||||||
we ignore such requests, and leave garbage in *BUF. In GDB
|
|
||||||
terms, the empty string means "the register with this number is
|
/* Occasionally, GDB will pass invalid register numbers to us; it
|
||||||
not present in the currently selected architecture variant."
|
wants us to ignore them. */
|
||||||
That's following the kludge we're using for the MIPS processors.
|
if (! regname)
|
||||||
But there are loops that just walk through the entire list of
|
|
||||||
names and try to get everything. */
|
|
||||||
regname = gdbarch_register_name (current_gdbarch, regno);
|
|
||||||
if (! regname || regname[0] == '\0')
|
|
||||||
return -1;
|
return -1;
|
||||||
|
|
||||||
TRACE(trace_gdb, ("sim_fetch_register(regno=%d(%s), buf=0x%lx)\n",
|
TRACE(trace_gdb, ("sim_fetch_register(regno=%d(%s), buf=0x%lx)\n",
|
||||||
|
|
@ -212,9 +262,11 @@ sim_store_register (SIM_DESC sd, int regno, unsigned char *buf, int length)
|
||||||
if (simulator == NULL)
|
if (simulator == NULL)
|
||||||
return 0;
|
return 0;
|
||||||
|
|
||||||
/* See comments in sim_fetch_register, above. */
|
regname = gdb_register_name (regno);
|
||||||
regname = gdbarch_register_name (current_gdbarch, regno);
|
|
||||||
if (! regname || regname[0] == '\0')
|
/* Occasionally, GDB will pass invalid register numbers to us; it
|
||||||
|
wants us to ignore them. */
|
||||||
|
if (! regname)
|
||||||
return -1;
|
return -1;
|
||||||
|
|
||||||
TRACE(trace_gdb, ("sim_store_register(regno=%d(%s), buf=0x%lx)\n",
|
TRACE(trace_gdb, ("sim_store_register(regno=%d(%s), buf=0x%lx)\n",
|
||||||
|
|
|
||||||
Loading…
Add table
Reference in a new issue