FreeChainXenon/binutils-gdb
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

CSKY: Fix Encode of mulsws.

Browse source 
gas/
	* testsuite/gas/csky/cskyv2_dsp.d : Fix Encode of mulsws.

opcodes/
	* csky-opc.h (csky_v2_opcodes): Fix Encode of mulsws.
This commit is contained in:
Cooper Qu 2020-09-02 14:05:49 +08:00 • committed by Lifang Xia
parent e61ef79e3a
commit 8119cc3837
4 changed files with 10 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
gas/ChangeLog
View file

@ -1,3 +1,7 @@
2020-09-02 Cooper Qu <cooper.qu@linux.alibaba.com>
* testsuite/gas/csky/cskyv2_dsp.d : Fix Encode of mulsws.
2020-09-02 Cooper Qu <cooper.qu@linux.alibaba.com> 2020-09-02 Cooper Qu <cooper.qu@linux.alibaba.com>
* config/tc-csky.c (struct literal): New member bignum. * config/tc-csky.c (struct literal): New member bignum.

2
gas/testsuite/gas/csky/cskyv2_dsp.d
View file

@ -15,5 +15,5 @@ Disassembly of section \.text:
\s*[0-9a-f]*:\s*c6689040\s*mulsha\s*r8,\s*r19 \s*[0-9a-f]*:\s*c6689040\s*mulsha\s*r8,\s*r19
\s*[0-9a-f]*:\s*c4319080\s*mulshs\s*r17,\s*r1 \s*[0-9a-f]*:\s*c4319080\s*mulshs\s*r17,\s*r1
\s*[0-9a-f]*:\s*c6ec9440\s*mulswa\s*r12,\s*r23 \s*[0-9a-f]*:\s*c6ec9440\s*mulswa\s*r12,\s*r23
\s*[0-9a-f]*:\s*c4a39480\s*mulsws\s*r3,\s*r5 \s*[0-9a-f]*:\s*c4a39500\s*mulsws\s*r3,\s*r5
#... #...

4
opcodes/ChangeLog
View file

@ -1,3 +1,7 @@
2020-09-02 Cooper Qu <cooper.qu@linux.alibaba.com>
* csky-opc.h (csky_v2_opcodes): Fix Encode of mulsws.
2020-09-01 Alan Modra <amodra@gmail.com> 2020-09-01 Alan Modra <amodra@gmail.com>
* mep-ibld.c: Regenerate. * mep-ibld.c: Regenerate.

2
opcodes/csky-opc.h
View file

@ -2634,7 +2634,7 @@ const struct csky_opcode csky_v2_opcodes[] =
(21_25, AREG, OPRND_SHIFT_0_BIT)), (21_25, AREG, OPRND_SHIFT_0_BIT)),
CSKY_ISA_DSP), CSKY_ISA_DSP),
OP32 ("mulsws", OP32 ("mulsws",
OPCODE_INFO2 (0xc4009480, OPCODE_INFO2 (0xc4009500,
(16_20, AREG, OPRND_SHIFT_0_BIT), (16_20, AREG, OPRND_SHIFT_0_BIT),
(21_25, AREG, OPRND_SHIFT_0_BIT)), (21_25, AREG, OPRND_SHIFT_0_BIT)),
CSKY_ISA_DSP), CSKY_ISA_DSP),