For DefaultSize instructions, don't guess a 'q' suffix if the instruction
doesn't support it.
This commit is contained in:
Nick Clifton
parent
a35b6b049e
commit
543613e933
7 changed files with 238 additions and 130 deletions
|
|
@ -16,6 +16,9 @@
|
|||
registers.
|
||||
(parse_register): Disallow Reg64 registers in 32-bit mode.
|
||||
|
||||
* config/tc-i386.c: For DefaultSize instructions, don't guess a 'q'
|
||||
suffix if the instruction doesn't support it.
|
||||
|
||||
2004-07-20 Maciej W. Rozycki <macro@linux-mips.org>
|
||||
|
||||
* config/tc-mips.c (append_insn): Handle constant expressions with
|
||||
|
|
|
|||
|
|
@ -2194,7 +2194,7 @@ check_string ()
|
|||
}
|
||||
|
||||
static int
|
||||
process_suffix ()
|
||||
process_suffix (void)
|
||||
{
|
||||
/* If matched instruction specifies an explicit instruction mnemonic
|
||||
suffix, use it. */
|
||||
|
|
@ -2217,6 +2217,7 @@ process_suffix ()
|
|||
Destination register type is more significant than source
|
||||
register type. */
|
||||
int op;
|
||||
|
||||
for (op = i.operands; --op >= 0;)
|
||||
if ((i.types[op] & Reg)
|
||||
&& !(i.tm.operand_types[op] & InOutPortReg))
|
||||
|
|
@ -2257,11 +2258,13 @@ process_suffix ()
|
|||
else if ((i.tm.opcode_modifier & DefaultSize) && !i.suffix)
|
||||
{
|
||||
i.suffix = stackop_size;
|
||||
if (i.suffix == QWORD_MNEM_SUFFIX
|
||||
&& (i.tm.opcode_modifier & No_qSuf))
|
||||
i.suffix = LONG_MNEM_SUFFIX;
|
||||
}
|
||||
|
||||
/* Change the opcode based on the operand size given by i.suffix;
|
||||
We need not change things for byte insns. */
|
||||
|
||||
if (!i.suffix && (i.tm.opcode_modifier & W))
|
||||
{
|
||||
as_bad (_("no instruction mnemonic suffix given and no register operands; can't size instruction"));
|
||||
|
|
@ -2289,6 +2292,7 @@ process_suffix ()
|
|||
&& (i.tm.opcode_modifier & JumpByte))))
|
||||
{
|
||||
unsigned int prefix = DATA_PREFIX_OPCODE;
|
||||
|
||||
if (i.tm.opcode_modifier & JumpByte) /* jcxz, loop */
|
||||
prefix = ADDR_PREFIX_OPCODE;
|
||||
|
||||
|
|
@ -2304,19 +2308,18 @@ process_suffix ()
|
|||
|
||||
/* Size floating point instruction. */
|
||||
if (i.suffix == LONG_MNEM_SUFFIX)
|
||||
{
|
||||
if (i.tm.opcode_modifier & FloatMF)
|
||||
i.tm.base_opcode ^= 4;
|
||||
}
|
||||
}
|
||||
|
||||
return 1;
|
||||
}
|
||||
|
||||
static int
|
||||
check_byte_reg ()
|
||||
check_byte_reg (void)
|
||||
{
|
||||
int op;
|
||||
|
||||
for (op = i.operands; --op >= 0;)
|
||||
{
|
||||
/* If this is an eight bit register, it's OK. If it's the 16 or
|
||||
|
|
|
|||
|
|
@ -1,10 +1,15 @@
|
|||
2004-07-21 Jan Beulich <jbeulich@novell.com>
|
||||
|
||||
* testsuite/gas/i386/x86-64-addr32.[ds]: New test for x86-64
|
||||
32-bit addressing in 64-bit mode.
|
||||
* testsuite/gas/i386/x86-64-rip.[ds]: New test for x86-64
|
||||
rip-relative addressing.
|
||||
* testsuite/gas/i386/i386.exp: Run the two new tests.
|
||||
* gas/i386/x86-64-addr32.[ds]: New test for x86-64 32-bit
|
||||
addressing in 64-bit mode.
|
||||
* gas/i386/x86-64-rip.[ds]: New test for x86-64 rip-relative
|
||||
addressing.
|
||||
* gas/i386/i386.exp: Run the two new tests.
|
||||
|
||||
* gas/cfi/cfi-x86_64.d: Adjust expectation for leave to not have a
|
||||
rex prefix.
|
||||
* gas/i386/x86-64-inval.[ls]: Add a bunch of instructions illegal
|
||||
in 64-bit mode.
|
||||
|
||||
2004-07-20 Maciej W. Rozycki <macro@linux-mips.org>
|
||||
|
||||
|
|
|
|||
|
|
@ -21,13 +21,13 @@ The section .eh_frame contains:
|
|||
DW_CFA_advance_loc: 12 to 00000033
|
||||
DW_CFA_def_cfa_offset: 8
|
||||
|
||||
00000030 0000001c 00000034 FDE cie=00000000 pc=00000038..00000047
|
||||
00000030 0000001c 00000034 FDE cie=00000000 pc=00000038..00000046
|
||||
DW_CFA_advance_loc: 1 to 00000039
|
||||
DW_CFA_def_cfa_offset: 16
|
||||
DW_CFA_offset: r6 at cfa-16
|
||||
DW_CFA_advance_loc: 3 to 0000003c
|
||||
DW_CFA_def_cfa_reg: r6
|
||||
DW_CFA_advance_loc: 10 to 00000046
|
||||
DW_CFA_advance_loc: 9 to 00000045
|
||||
DW_CFA_def_cfa: r7 ofs 8
|
||||
DW_CFA_nop
|
||||
DW_CFA_nop
|
||||
|
|
|
|||
|
|
@ -11,20 +11,98 @@
|
|||
.*:12: Error: .*
|
||||
.*:13: Error: .*
|
||||
.*:14: Error: .*
|
||||
+.*:15: Error: .*
|
||||
+.*:16: Error: .*
|
||||
+.*:17: Error: .*
|
||||
+.*:18: Error: .*
|
||||
+.*:19: Error: .*
|
||||
+.*:20: Error: .*
|
||||
+.*:21: Error: .*
|
||||
+.*:22: Error: .*
|
||||
+.*:23: Error: .*
|
||||
+.*:24: Error: .*
|
||||
+.*:25: Error: .*
|
||||
+.*:26: Error: .*
|
||||
+.*:27: Error: .*
|
||||
+.*:28: Error: .*
|
||||
+.*:29: Error: .*
|
||||
+.*:30: Error: .*
|
||||
+.*:31: Error: .*
|
||||
+.*:32: Error: .*
|
||||
+.*:33: Error: .*
|
||||
+.*:34: Error: .*
|
||||
+.*:35: Error: .*
|
||||
+.*:36: Error: .*
|
||||
+.*:37: Error: .*
|
||||
+.*:38: Error: .*
|
||||
+.*:39: Error: .*
|
||||
+.*:40: Error: .*
|
||||
+.*:41: Error: .*
|
||||
+.*:42: Error: .*
|
||||
+.*:43: Error: .*
|
||||
+.*:44: Error: .*
|
||||
+.*:45: Error: .*
|
||||
+.*:46: Error: .*
|
||||
+.*:47: Error: .*
|
||||
+.*:48: Error: .*
|
||||
+.*:49: Error: .*
|
||||
+.*:50: Error: .*
|
||||
+.*:51: Error: .*
|
||||
+.*:52: Error: .*
|
||||
+.*:53: Error: .*
|
||||
GAS LISTING .*
|
||||
|
||||
|
||||
1 [ ]*.text
|
||||
2 [ ]*# All the following should be illegal for x86-64
|
||||
3 [ ]*calll \*%eax # 32-bit data size not allowed
|
||||
4 [ ]*calll \*\(%ax\) # 32-bit data size not allowed
|
||||
5 [ ]*calll \*\(%eax\) # 32-bit data size not allowed
|
||||
6 [ ]*calll \*\(%r8\) # 32-bit data size not allowed
|
||||
7 [ ]*calll \*\(%rax\) # 32-bit data size not allowed
|
||||
8 [ ]*callq \*\(%ax\) # 32-bit data size not allowed
|
||||
9 [ ]*callw \*\(%ax\) # no 16-bit addressing
|
||||
10 [ ]*foo:[ ]*jcxz foo # No prefix exists to select CX as a counter
|
||||
11 [ ]*popl %eax # can\'t have 32-bit stack operands
|
||||
12 [ ]*pushl %eax # can\'t have 32-bit stack operands
|
||||
13 [ ]*pushfl # can\'t have 32-bit stack operands
|
||||
14 [ ]*popfl # can\'t have 32-bit stack operands
|
||||
3 [ ]*aaa # illegal
|
||||
4 [ ]*aad # illegal
|
||||
5 [ ]*aam # illegal
|
||||
6 [ ]*aas # illegal
|
||||
7 [ ]*arpl %ax,%ax # illegal
|
||||
8 [ ]*bound %eax,\(%rax\) # illegal
|
||||
9 [ ]*calll \*%eax # 32-bit data size not allowed
|
||||
10 [ ]*calll \*\(%ax\) # 32-bit data size not allowed
|
||||
11 [ ]*calll \*\(%eax\) # 32-bit data size not allowed
|
||||
12 [ ]*calll \*\(%r8\) # 32-bit data size not allowed
|
||||
13 [ ]*calll \*\(%rax\) # 32-bit data size not allowed
|
||||
14 [ ]*callq \*\(%ax\) # 32-bit data size not allowed
|
||||
15 [ ]*callw \*\(%ax\) # no 16-bit addressing
|
||||
16 [ ]*daa # illegal
|
||||
17 [ ]*das # illegal
|
||||
18 [ ]*enterl \$0,\$0 # can't have 32-bit stack operands
|
||||
19 [ ]*into # illegal
|
||||
20 [ ]*foo:[ ]*jcxz foo # No prefix exists to select CX as a counter
|
||||
21 [ ]*jmpl \*%eax # 32-bit data size not allowed
|
||||
22 [ ]*jmpl \*\(%rax\) # 32-bit data size not allowed
|
||||
23 [ ]*lahf # illegal
|
||||
24 [ ]*lcalll \$0,\$0 # illegal
|
||||
25 [ ]*lcallq \$0,\$0 # illegal
|
||||
26 [ ]*ldsl %eax,\(%rax\) # illegal
|
||||
27 [ ]*ldsq %rax,\(%rax\) # illegal
|
||||
28 [ ]*lesl %eax,\(%rax\) # illegal
|
||||
29 [ ]*lesq %rax,\(%rax\) # illegal
|
||||
30 [ ]*ljmpl \$0,\$0 # illegal
|
||||
31 [ ]*ljmpq \$0,\$0 # illegal
|
||||
32 [ ]*ljmpq \*\(%rax\) # 64-bit data size not allowed
|
||||
33 [ ]*loopw foo # No prefix exists to select CX as a counter
|
||||
34 [ ]*loopew foo # No prefix exists to select CX as a counter
|
||||
35 [ ]*loopnew foo # No prefix exists to select CX as a counter
|
||||
36 [ ]*loopnzw foo # No prefix exists to select CX as a counter
|
||||
37 [ ]*loopzw foo # No prefix exists to select CX as a counter
|
||||
38 [ ]*leavel # can't have 32-bit stack operands
|
||||
39 [ ]*pop %ds # illegal
|
||||
40 [ ]*pop %es # illegal
|
||||
41 [ ]*pop %ss # illegal
|
||||
42 [ ]*popa # illegal
|
||||
43 [ ]*popl %eax # can't have 32-bit stack operands
|
||||
44 [ ]*push %cs # illegal
|
||||
45 [ ]*push %ds # illegal
|
||||
46 [ ]*push %es # illegal
|
||||
47 [ ]*push %ss # illegal
|
||||
48 [ ]*pusha # illegal
|
||||
49 [ ]*pushl %eax # can't have 32-bit stack operands
|
||||
50 [ ]*pushfl # can't have 32-bit stack operands
|
||||
51 [ ]*popfl # can't have 32-bit stack operands
|
||||
52 [ ]*retl # can't have 32-bit stack operands
|
||||
53 [ ]*sahf # illegal
|
||||
|
|
|
|||
|
|
@ -1,3 +1,8 @@
|
|||
2004-07-21 Jan Beulich <jbeulich@novell.com>
|
||||
|
||||
* i386.h: Adjust instruction descriptions to better match the
|
||||
specification.
|
||||
|
||||
2004-07-16 Richard Earnshaw <rearnsha@arm.com>
|
||||
|
||||
* arm.h: Remove all old content. Replace with architecture defines
|
||||
|
|
|
|||
|
|
@ -48,7 +48,8 @@ Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA. */
|
|||
#define OLDGCC_COMPAT SYSV386_COMPAT
|
||||
#endif
|
||||
|
||||
static const template i386_optab[] = {
|
||||
static const template i386_optab[] =
|
||||
{
|
||||
|
||||
#define X None
|
||||
#define NoSuf (No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_xSuf|No_qSuf)
|
||||
|
|
@ -138,23 +139,22 @@ static const template i386_optab[] = {
|
|||
{"movzx", 2, 0x0fb7, X, Cpu386, w_Suf|Modrm, { Reg16|ShortMem, Reg32, 0} },
|
||||
/* These instructions are not particulary usefull, since the zero extend
|
||||
32->64 is implicit, but we can encode them. */
|
||||
{"movzx", 2, 0x0fb6, X, Cpu386, b_Suf|Modrm|Rex64, { Reg8|ByteMem, Reg64, 0} },
|
||||
{"movzx", 2, 0x0fb7, X, Cpu386, w_Suf|Modrm|Rex64, { Reg16|ShortMem, Reg64, 0} },
|
||||
{"movzx", 2, 0x0fb6, X, Cpu64, b_Suf|Modrm|Rex64, { Reg8|ByteMem, Reg64, 0} },
|
||||
{"movzx", 2, 0x0fb7, X, Cpu64, w_Suf|Modrm|Rex64, { Reg16|ShortMem, Reg64, 0} },
|
||||
|
||||
/* Push instructions. */
|
||||
{"push", 1, 0x50, X, CpuNo64, wl_Suf|ShortForm|DefaultSize, { WordReg, 0, 0 } },
|
||||
{"push", 1, 0xff, 6, CpuNo64, wl_Suf|Modrm|DefaultSize, { WordReg|WordMem, 0, 0 } },
|
||||
{"push", 1, 0x6a, X, Cpu186|CpuNo64, wl_Suf|DefaultSize, { Imm8S, 0, 0} },
|
||||
{"push", 1, 0x68, X, Cpu186|CpuNo64, wl_Suf|DefaultSize, { Imm16|Imm32, 0, 0} },
|
||||
{"push", 1, 0x06, X, 0|CpuNo64, wl_Suf|Seg2ShortForm|DefaultSize, { SReg2, 0, 0 } },
|
||||
{"push", 1, 0x06, X, CpuNo64, wl_Suf|Seg2ShortForm|DefaultSize, { SReg2, 0, 0 } },
|
||||
{"push", 1, 0x0fa0, X, Cpu386|CpuNo64, wl_Suf|Seg3ShortForm|DefaultSize, { SReg3, 0, 0 } },
|
||||
/* In 64bit mode, the operand size is implicitly 64bit. */
|
||||
{"push", 1, 0x50, X, Cpu64, wq_Suf|ShortForm|DefaultSize|NoRex64, { WordReg, 0, 0 } },
|
||||
{"push", 1, 0xff, 6, Cpu64, wq_Suf|Modrm|DefaultSize|NoRex64, { WordReg|WordMem, 0, 0 } },
|
||||
{"push", 1, 0x6a, X, Cpu186|Cpu64, wq_Suf|DefaultSize|NoRex64, { Imm8S, 0, 0} },
|
||||
{"push", 1, 0x68, X, Cpu186|Cpu64, wq_Suf|DefaultSize|NoRex64, { Imm32S|Imm16, 0, 0} },
|
||||
{"push", 1, 0x06, X, Cpu64, wq_Suf|Seg2ShortForm|DefaultSize|NoRex64, { SReg2, 0, 0 } },
|
||||
{"push", 1, 0x0fa0, X, Cpu386|Cpu64, wq_Suf|Seg3ShortForm|DefaultSize|NoRex64, { SReg3, 0, 0 } },
|
||||
{"push", 1, 0x50, X, Cpu64, wq_Suf|ShortForm|DefaultSize|NoRex64, { Reg16|Reg64, 0, 0 } },
|
||||
{"push", 1, 0xff, 6, Cpu64, wq_Suf|Modrm|DefaultSize|NoRex64, { Reg16|Reg64|WordMem, 0, 0 } },
|
||||
{"push", 1, 0x6a, X, Cpu64, wq_Suf|DefaultSize|NoRex64, { Imm8S, 0, 0} },
|
||||
{"push", 1, 0x68, X, Cpu64, wq_Suf|DefaultSize|NoRex64, { Imm32S|Imm16, 0, 0} },
|
||||
{"push", 1, 0x0fa0, X, Cpu64, wq_Suf|Seg3ShortForm|DefaultSize|NoRex64, { SReg3, 0, 0 } },
|
||||
|
||||
{"pusha", 0, 0x60, X, Cpu186|CpuNo64, wl_Suf|DefaultSize, { 0, 0, 0 } },
|
||||
|
||||
|
|
@ -165,9 +165,8 @@ static const template i386_optab[] = {
|
|||
{"pop", 1, 0x07, X, CpuNo64, wl_Suf|Seg2ShortForm|DefaultSize, { SReg2, 0, 0 } },
|
||||
{"pop", 1, 0x0fa1, X, Cpu386|CpuNo64, wl_Suf|Seg3ShortForm|DefaultSize, { SReg3, 0, 0 } },
|
||||
/* In 64bit mode, the operand size is implicitly 64bit. */
|
||||
{"pop", 1, 0x58, X, Cpu64, wq_Suf|ShortForm|DefaultSize|NoRex64, { WordReg, 0, 0 } },
|
||||
{"pop", 1, 0x8f, 0, Cpu64, wq_Suf|Modrm|DefaultSize|NoRex64, { WordReg|WordMem, 0, 0 } },
|
||||
{"pop", 1, 0x07, X, Cpu64, wq_Suf|Seg2ShortForm|DefaultSize|NoRex64, { SReg2, 0, 0 } },
|
||||
{"pop", 1, 0x58, X, Cpu64, wq_Suf|ShortForm|DefaultSize|NoRex64, { Reg16|Reg64, 0, 0 } },
|
||||
{"pop", 1, 0x8f, 0, Cpu64, wq_Suf|Modrm|DefaultSize|NoRex64, { Reg16|Reg64|WordMem, 0, 0 } },
|
||||
{"pop", 1, 0x0fa1, X, Cpu64, wq_Suf|Seg3ShortForm|DefaultSize|NoRex64, { SReg3, 0, 0 } },
|
||||
|
||||
{"popa", 0, 0x61, X, Cpu186|CpuNo64, wl_Suf|DefaultSize, { 0, 0, 0 } },
|
||||
|
|
@ -175,14 +174,24 @@ static const template i386_optab[] = {
|
|||
/* Exchange instructions.
|
||||
xchg commutes: we allow both operand orders.
|
||||
|
||||
In the 64bit code, xchg eax, eax is reused for new nop instruction.
|
||||
*/
|
||||
In the 64bit code, xchg eax, eax is reused for new nop instruction. */
|
||||
#if 0 /* While the two entries that are disabled generate shorter code
|
||||
for xchg eax, reg (on x86_64), the special case xchg eax, eax
|
||||
does not get handled correctly - it degenerates into nop, but
|
||||
that way the side effect of zero-extending eax to rax is lost. */
|
||||
{"xchg", 2, 0x90, X, 0, wlq_Suf|ShortForm, { WordReg, Acc, 0 } },
|
||||
{"xchg", 2, 0x90, X, 0, wlq_Suf|ShortForm, { Acc, WordReg, 0 } },
|
||||
#else
|
||||
{"xchg", 2, 0x90, X, CpuNo64, wl_Suf|ShortForm, { WordReg, Acc, 0 } },
|
||||
{"xchg", 2, 0x90, X, CpuNo64, wl_Suf|ShortForm, { Acc, WordReg, 0 } },
|
||||
{"xchg", 2, 0x90, X, Cpu64, wq_Suf|ShortForm, { Reg16|Reg64, Acc, 0 } },
|
||||
{"xchg", 2, 0x90, X, Cpu64, wq_Suf|ShortForm, { Acc, Reg16|Reg64, 0 } },
|
||||
#endif
|
||||
{"xchg", 2, 0x86, X, 0, bwlq_Suf|W|Modrm, { Reg, Reg|AnyMem, 0 } },
|
||||
{"xchg", 2, 0x86, X, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, Reg, 0 } },
|
||||
|
||||
/* In/out from ports. */
|
||||
/* XXX should reject %rax */
|
||||
{"in", 2, 0xe4, X, 0, bwl_Suf|W, { Imm8, Acc, 0 } },
|
||||
{"in", 2, 0xec, X, 0, bwl_Suf|W, { InOutPortReg, Acc, 0 } },
|
||||
{"in", 1, 0xe4, X, 0, bwl_Suf|W, { Imm8, 0, 0 } },
|
||||
|
|
@ -196,11 +205,11 @@ static const template i386_optab[] = {
|
|||
{"lea", 2, 0x8d, X, 0, wlq_Suf|Modrm, { WordMem, WordReg, 0 } },
|
||||
|
||||
/* Load segment registers from memory. */
|
||||
{"lds", 2, 0xc5, X, CpuNo64, wlq_Suf|Modrm, { WordMem, WordReg, 0} },
|
||||
{"les", 2, 0xc4, X, CpuNo64, wlq_Suf|Modrm, { WordMem, WordReg, 0} },
|
||||
{"lfs", 2, 0x0fb4, X, Cpu386, wlq_Suf|Modrm, { WordMem, WordReg, 0} },
|
||||
{"lgs", 2, 0x0fb5, X, Cpu386, wlq_Suf|Modrm, { WordMem, WordReg, 0} },
|
||||
{"lss", 2, 0x0fb2, X, Cpu386, wlq_Suf|Modrm, { WordMem, WordReg, 0} },
|
||||
{"lds", 2, 0xc5, X, CpuNo64, wl_Suf|Modrm, { WordMem, WordReg, 0} },
|
||||
{"les", 2, 0xc4, X, CpuNo64, wl_Suf|Modrm, { WordMem, WordReg, 0} },
|
||||
{"lfs", 2, 0x0fb4, X, Cpu386, wl_Suf|Modrm, { WordMem, WordReg, 0} },
|
||||
{"lgs", 2, 0x0fb5, X, Cpu386, wl_Suf|Modrm, { WordMem, WordReg, 0} },
|
||||
{"lss", 2, 0x0fb2, X, Cpu386, wl_Suf|Modrm, { WordMem, WordReg, 0} },
|
||||
|
||||
/* Flags register instructions. */
|
||||
{"clc", 0, 0xf8, X, 0, NoSuf, { 0, 0, 0} },
|
||||
|
|
@ -210,9 +219,9 @@ static const template i386_optab[] = {
|
|||
{"cmc", 0, 0xf5, X, 0, NoSuf, { 0, 0, 0} },
|
||||
{"lahf", 0, 0x9f, X, CpuNo64,NoSuf, { 0, 0, 0} },
|
||||
{"sahf", 0, 0x9e, X, CpuNo64,NoSuf, { 0, 0, 0} },
|
||||
{"pushf", 0, 0x9c, X, CpuNo64,wlq_Suf|DefaultSize, { 0, 0, 0} },
|
||||
{"pushf", 0, 0x9c, X, CpuNo64,wl_Suf|DefaultSize, { 0, 0, 0} },
|
||||
{"pushf", 0, 0x9c, X, Cpu64, wq_Suf|DefaultSize|NoRex64,{ 0, 0, 0} },
|
||||
{"popf", 0, 0x9d, X, CpuNo64,wlq_Suf|DefaultSize, { 0, 0, 0} },
|
||||
{"popf", 0, 0x9d, X, CpuNo64,wl_Suf|DefaultSize, { 0, 0, 0} },
|
||||
{"popf", 0, 0x9d, X, Cpu64, wq_Suf|DefaultSize|NoRex64,{ 0, 0, 0} },
|
||||
{"stc", 0, 0xf9, X, 0, NoSuf, { 0, 0, 0} },
|
||||
{"std", 0, 0xfd, X, 0, NoSuf, { 0, 0, 0} },
|
||||
|
|
@ -276,14 +285,14 @@ static const template i386_optab[] = {
|
|||
{"neg", 1, 0xf6, 3, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, 0, 0} },
|
||||
{"not", 1, 0xf6, 2, 0, bwlq_Suf|W|Modrm, { Reg|AnyMem, 0, 0} },
|
||||
|
||||
{"aaa", 0, 0x37, X, 0, NoSuf, { 0, 0, 0} },
|
||||
{"aas", 0, 0x3f, X, 0, NoSuf, { 0, 0, 0} },
|
||||
{"daa", 0, 0x27, X, 0, NoSuf, { 0, 0, 0} },
|
||||
{"das", 0, 0x2f, X, 0, NoSuf, { 0, 0, 0} },
|
||||
{"aad", 0, 0xd50a, X, 0, NoSuf, { 0, 0, 0} },
|
||||
{"aad", 1, 0xd5, X, 0, NoSuf, { Imm8S, 0, 0} },
|
||||
{"aam", 0, 0xd40a, X, 0, NoSuf, { 0, 0, 0} },
|
||||
{"aam", 1, 0xd4, X, 0, NoSuf, { Imm8S, 0, 0} },
|
||||
{"aaa", 0, 0x37, X, CpuNo64, NoSuf, { 0, 0, 0} },
|
||||
{"aas", 0, 0x3f, X, CpuNo64, NoSuf, { 0, 0, 0} },
|
||||
{"daa", 0, 0x27, X, CpuNo64, NoSuf, { 0, 0, 0} },
|
||||
{"das", 0, 0x2f, X, CpuNo64, NoSuf, { 0, 0, 0} },
|
||||
{"aad", 0, 0xd50a, X, CpuNo64, NoSuf, { 0, 0, 0} },
|
||||
{"aad", 1, 0xd5, X, CpuNo64, NoSuf, { Imm8S, 0, 0} },
|
||||
{"aam", 0, 0xd40a, X, CpuNo64, NoSuf, { 0, 0, 0} },
|
||||
{"aam", 1, 0xd4, X, CpuNo64, NoSuf, { Imm8S, 0, 0} },
|
||||
|
||||
/* Conversion insns. */
|
||||
/* Intel naming */
|
||||
|
|
@ -370,37 +379,38 @@ static const template i386_optab[] = {
|
|||
{"shrd", 2, 0x0fad, X, Cpu386, wlq_Suf|Modrm, { WordReg, WordReg|WordMem, 0} },
|
||||
|
||||
/* Control transfer instructions. */
|
||||
{"call", 1, 0xe8, X, 0, wlq_Suf|JumpDword|DefaultSize, { Disp16|Disp32, 0, 0} },
|
||||
{"call", 1, 0xe8, X, CpuNo64, wl_Suf|JumpDword|DefaultSize, { Disp16|Disp32, 0, 0} },
|
||||
{"call", 1, 0xe8, X, Cpu64, wq_Suf|JumpDword|DefaultSize|NoRex64, { Disp16|Disp32, 0, 0} },
|
||||
{"call", 1, 0xff, 2, CpuNo64, wl_Suf|Modrm|DefaultSize, { WordReg|WordMem|JumpAbsolute, 0, 0} },
|
||||
{"call", 1, 0xff, 2, Cpu64, wq_Suf|Modrm|DefaultSize|NoRex64,{ WordReg|WordMem|JumpAbsolute, 0, 0} },
|
||||
{"call", 1, 0xff, 2, Cpu64, wq_Suf|Modrm|DefaultSize|NoRex64, { Reg16|Reg64|WordMem|LLongMem|JumpAbsolute, 0, 0} },
|
||||
/* Intel Syntax */
|
||||
{"call", 2, 0x9a, X, CpuNo64,wlq_Suf|JumpInterSegment|DefaultSize, { Imm16, Imm16|Imm32, 0} },
|
||||
{"call", 2, 0x9a, X, CpuNo64, wl_Suf|JumpInterSegment|DefaultSize, { Imm16, Imm16|Imm32, 0} },
|
||||
/* Intel Syntax */
|
||||
{"call", 1, 0xff, 3, 0, x_Suf|Modrm|DefaultSize, {WordMem, 0, 0} },
|
||||
{"lcall", 2, 0x9a, X, CpuNo64, wl_Suf|JumpInterSegment|DefaultSize, {Imm16, Imm16|Imm32, 0} },
|
||||
{"lcall", 1, 0xff, 3, CpuNo64, wl_Suf|Modrm|DefaultSize, { WordMem|JumpAbsolute, 0, 0} },
|
||||
{"lcall", 1, 0xff, 3, Cpu64, q_Suf|Modrm|DefaultSize|NoRex64,{ WordMem|JumpAbsolute, 0, 0} },
|
||||
{"lcall", 1, 0xff, 3, 0, wl_Suf|Modrm|DefaultSize, {WordMem|JumpAbsolute, 0, 0} },
|
||||
|
||||
#define JUMP_PC_RELATIVE 0xeb
|
||||
{"jmp", 1, 0xeb, X, 0, NoSuf|Jump, { Disp,0, 0} },
|
||||
{"jmp", 1, 0xff, 4, CpuNo64, wl_Suf|Modrm, { WordReg|WordMem|JumpAbsolute, 0, 0} },
|
||||
{"jmp", 1, 0xff, 4, Cpu64, wq_Suf|Modrm|NoRex64, { WordReg|WordMem|JumpAbsolute, 0, 0} },
|
||||
/* Intel Syntax */
|
||||
{"jmp", 1, 0xff, 4, Cpu64, wq_Suf|Modrm|NoRex64, { Reg16|Reg64|ShortMem|LLongMem|JumpAbsolute, 0, 0} },
|
||||
/* Intel Syntax. */
|
||||
{"jmp", 2, 0xea, X, CpuNo64,wl_Suf|JumpInterSegment, { Imm16, Imm16|Imm32, 0} },
|
||||
/* Intel Syntax */
|
||||
/* Intel Syntax. */
|
||||
{"jmp", 1, 0xff, 5, 0, x_Suf|Modrm, { WordMem, 0, 0} },
|
||||
{"ljmp", 2, 0xea, X, CpuNo64, wl_Suf|JumpInterSegment, { Imm16, Imm16|Imm32, 0} },
|
||||
{"ljmp", 1, 0xff, 5, CpuNo64, wl_Suf|Modrm, { WordMem|JumpAbsolute, 0, 0} },
|
||||
{"ljmp", 1, 0xff, 5, Cpu64, q_Suf|Modrm|NoRex64, { WordMem|JumpAbsolute, 0, 0} },
|
||||
{"ljmp", 1, 0xff, 5, 0, wl_Suf|Modrm, { WordMem|JumpAbsolute, 0, 0} },
|
||||
|
||||
{"ret", 0, 0xc3, X, CpuNo64,wlq_Suf|DefaultSize, { 0, 0, 0} },
|
||||
{"ret", 1, 0xc2, X, CpuNo64,wlq_Suf|DefaultSize, { Imm16, 0, 0} },
|
||||
{"ret", 0, 0xc3, X, Cpu64, q_Suf|DefaultSize|NoRex64,{ 0, 0, 0} },
|
||||
{"ret", 1, 0xc2, X, Cpu64, q_Suf|DefaultSize|NoRex64,{ Imm16, 0, 0} },
|
||||
{"ret", 0, 0xc3, X, CpuNo64,wl_Suf|DefaultSize, { 0, 0, 0} },
|
||||
{"ret", 1, 0xc2, X, CpuNo64,wl_Suf|DefaultSize, { Imm16, 0, 0} },
|
||||
{"ret", 0, 0xc3, X, Cpu64, wq_Suf|DefaultSize|NoRex64,{ 0, 0, 0} },
|
||||
{"ret", 1, 0xc2, X, Cpu64, wq_Suf|DefaultSize|NoRex64,{ Imm16, 0, 0} },
|
||||
{"lret", 0, 0xcb, X, 0, wlq_Suf|DefaultSize, { 0, 0, 0} },
|
||||
{"lret", 1, 0xca, X, 0, wlq_Suf|DefaultSize, { Imm16, 0, 0} },
|
||||
{"enter", 2, 0xc8, X, Cpu186, wlq_Suf|DefaultSize, { Imm16, Imm8, 0} },
|
||||
{"leave", 0, 0xc9, X, Cpu186, wlq_Suf|DefaultSize, { 0, 0, 0} },
|
||||
{"enter", 2, 0xc8, X, Cpu186|CpuNo64, wl_Suf|DefaultSize, { Imm16, Imm8, 0} },
|
||||
{"enter", 2, 0xc8, X, Cpu64, wq_Suf|DefaultSize|NoRex64, { Imm16, Imm8, 0} },
|
||||
{"leave", 0, 0xc9, X, Cpu186|CpuNo64, wl_Suf|DefaultSize, { 0, 0, 0} },
|
||||
{"leave", 0, 0xc9, X, Cpu64, wq_Suf|DefaultSize|NoRex64, { 0, 0, 0} },
|
||||
|
||||
/* Conditional jumps. */
|
||||
{"jo", 1, 0x70, X, 0, NoSuf|Jump, { Disp, 0, 0} },
|
||||
|
|
@ -540,29 +550,33 @@ static const template i386_optab[] = {
|
|||
#define INT3_OPCODE 0xcc
|
||||
{"int", 1, 0xcd, X, 0, NoSuf, { Imm8, 0, 0} },
|
||||
{"int3", 0, 0xcc, X, 0, NoSuf, { 0, 0, 0} },
|
||||
{"into", 0, 0xce, X, 0, NoSuf, { 0, 0, 0} },
|
||||
{"into", 0, 0xce, X, CpuNo64, NoSuf, { 0, 0, 0} },
|
||||
{"iret", 0, 0xcf, X, 0, wlq_Suf|DefaultSize, { 0, 0, 0} },
|
||||
/* i386sl, i486sl, later 486, and Pentium. */
|
||||
{"rsm", 0, 0x0faa, X, Cpu386, NoSuf, { 0, 0, 0} },
|
||||
|
||||
{"bound", 2, 0x62, X, Cpu186, wlq_Suf|Modrm, { WordReg, WordMem, 0} },
|
||||
{"bound", 2, 0x62, X, Cpu186|CpuNo64, wl_Suf|Modrm, { WordReg, WordMem, 0} },
|
||||
|
||||
{"hlt", 0, 0xf4, X, 0, NoSuf, { 0, 0, 0} },
|
||||
/* nop is actually 'xchgl %eax, %eax'. */
|
||||
{"nop", 0, 0x90, X, 0, NoSuf, { 0, 0, 0} },
|
||||
|
||||
/* Protection control. */
|
||||
{"arpl", 2, 0x63, X, Cpu286, w_Suf|Modrm|IgnoreSize,{ Reg16, Reg16|ShortMem, 0} },
|
||||
{"arpl", 2, 0x63, X, Cpu286|CpuNo64, w_Suf|Modrm|IgnoreSize,{ Reg16, Reg16|ShortMem, 0} },
|
||||
{"lar", 2, 0x0f02, X, Cpu286, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
||||
{"lgdt", 1, 0x0f01, 2, Cpu286, wlq_Suf|Modrm, { WordMem, 0, 0} },
|
||||
{"lidt", 1, 0x0f01, 3, Cpu286, wlq_Suf|Modrm, { WordMem, 0, 0} },
|
||||
{"lgdt", 1, 0x0f01, 2, Cpu286|CpuNo64, wl_Suf|Modrm, { WordMem, 0, 0} },
|
||||
{"lgdt", 1, 0x0f01, 2, Cpu64, q_Suf|Modrm|NoRex64, { LLongMem, 0, 0} },
|
||||
{"lidt", 1, 0x0f01, 3, Cpu286|CpuNo64, wl_Suf|Modrm, { WordMem, 0, 0} },
|
||||
{"lidt", 1, 0x0f01, 3, Cpu64, q_Suf|Modrm|NoRex64, { LLongMem, 0, 0} },
|
||||
{"lldt", 1, 0x0f00, 2, Cpu286, w_Suf|Modrm|IgnoreSize,{ Reg16|ShortMem, 0, 0} },
|
||||
{"lmsw", 1, 0x0f01, 6, Cpu286, w_Suf|Modrm|IgnoreSize,{ Reg16|ShortMem, 0, 0} },
|
||||
{"lsl", 2, 0x0f03, X, Cpu286, wlq_Suf|Modrm, { WordReg|WordMem, WordReg, 0} },
|
||||
{"ltr", 1, 0x0f00, 3, Cpu286, w_Suf|Modrm|IgnoreSize,{ Reg16|ShortMem, 0, 0} },
|
||||
|
||||
{"sgdt", 1, 0x0f01, 0, Cpu286, wlq_Suf|Modrm, { WordMem, 0, 0} },
|
||||
{"sidt", 1, 0x0f01, 1, Cpu286, wlq_Suf|Modrm, { WordMem, 0, 0} },
|
||||
{"sgdt", 1, 0x0f01, 0, Cpu286|CpuNo64, wl_Suf|Modrm, { WordMem, 0, 0} },
|
||||
{"sgdt", 1, 0x0f01, 0, Cpu64, q_Suf|Modrm|NoRex64, { LLongMem, 0, 0} },
|
||||
{"sidt", 1, 0x0f01, 1, Cpu286|CpuNo64, wl_Suf|Modrm, { WordMem, 0, 0} },
|
||||
{"sidt", 1, 0x0f01, 1, Cpu64, q_Suf|Modrm, { LLongMem, 0, 0} },
|
||||
{"sldt", 1, 0x0f00, 0, Cpu286, wlq_Suf|Modrm, { WordReg|InvMem, 0, 0} },
|
||||
{"sldt", 1, 0x0f00, 0, Cpu286, w_Suf|Modrm|IgnoreSize,{ ShortMem, 0, 0} },
|
||||
{"smsw", 1, 0x0f01, 4, Cpu286, wlq_Suf|Modrm, { WordReg|InvMem, 0, 0} },
|
||||
|
|
@ -650,7 +664,7 @@ static const template i386_optab[] = {
|
|||
{"fldln2", 0, 0xd9ed, X, 0, FP, { 0, 0, 0} },
|
||||
{"fldz", 0, 0xd9ee, X, 0, FP, { 0, 0, 0} },
|
||||
|
||||
/* arithmetic */
|
||||
/* Arithmetic. */
|
||||
|
||||
/* add */
|
||||
{"fadd", 2, 0xd8c0, X, 0, FP|ShortForm|FloatD, { FloatReg, FloatAcc, 0} },
|
||||
|
|
@ -827,30 +841,30 @@ static const template i386_optab[] = {
|
|||
/* Opcode prefixes; we allow them as separate insns too. */
|
||||
|
||||
#define ADDR_PREFIX_OPCODE 0x67
|
||||
{"addr16", 0, 0x67, X, Cpu386, NoSuf|IsPrefix|Size16|IgnoreSize, { 0, 0, 0} },
|
||||
{"addr16", 0, 0x67, X, Cpu386|CpuNo64, NoSuf|IsPrefix|Size16|IgnoreSize, { 0, 0, 0} },
|
||||
{"addr32", 0, 0x67, X, Cpu386,NoSuf|IsPrefix|Size32|IgnoreSize, { 0, 0, 0} },
|
||||
{"aword", 0, 0x67, X, Cpu386, NoSuf|IsPrefix|Size16|IgnoreSize, { 0, 0, 0} },
|
||||
{"aword", 0, 0x67, X, Cpu386|CpuNo64,NoSuf|IsPrefix|Size16|IgnoreSize, { 0, 0, 0} },
|
||||
{"adword", 0, 0x67, X, Cpu386,NoSuf|IsPrefix|Size32|IgnoreSize, { 0, 0, 0} },
|
||||
#define DATA_PREFIX_OPCODE 0x66
|
||||
{"data16", 0, 0x66, X, Cpu386,NoSuf|IsPrefix|Size16|IgnoreSize, { 0, 0, 0} },
|
||||
{"data32", 0, 0x66, X, Cpu386, NoSuf|IsPrefix|Size32|IgnoreSize, { 0, 0, 0} },
|
||||
{"data32", 0, 0x66, X, Cpu386|CpuNo64,NoSuf|IsPrefix|Size32|IgnoreSize, { 0, 0, 0} },
|
||||
{"word", 0, 0x66, X, Cpu386,NoSuf|IsPrefix|Size16|IgnoreSize, { 0, 0, 0} },
|
||||
{"dword", 0, 0x66, X, Cpu386, NoSuf|IsPrefix|Size32|IgnoreSize, { 0, 0, 0} },
|
||||
{"dword", 0, 0x66, X, Cpu386|CpuNo64,NoSuf|IsPrefix|Size32|IgnoreSize, { 0, 0, 0} },
|
||||
#define LOCK_PREFIX_OPCODE 0xf0
|
||||
{"lock", 0, 0xf0, X, 0, NoSuf|IsPrefix, { 0, 0, 0} },
|
||||
{"wait", 0, 0x9b, X, 0, NoSuf|IsPrefix, { 0, 0, 0} },
|
||||
#define CS_PREFIX_OPCODE 0x2e
|
||||
{"cs", 0, 0x2e, X, 0, NoSuf|IsPrefix, { 0, 0, 0} },
|
||||
{"cs", 0, 0x2e, X, CpuNo64, NoSuf|IsPrefix, { 0, 0, 0} },
|
||||
#define DS_PREFIX_OPCODE 0x3e
|
||||
{"ds", 0, 0x3e, X, 0, NoSuf|IsPrefix, { 0, 0, 0} },
|
||||
{"ds", 0, 0x3e, X, CpuNo64, NoSuf|IsPrefix, { 0, 0, 0} },
|
||||
#define ES_PREFIX_OPCODE 0x26
|
||||
{"es", 0, 0x26, X, 0, NoSuf|IsPrefix, { 0, 0, 0} },
|
||||
{"es", 0, 0x26, X, CpuNo64, NoSuf|IsPrefix, { 0, 0, 0} },
|
||||
#define FS_PREFIX_OPCODE 0x64
|
||||
{"fs", 0, 0x64, X, Cpu386, NoSuf|IsPrefix, { 0, 0, 0} },
|
||||
#define GS_PREFIX_OPCODE 0x65
|
||||
{"gs", 0, 0x65, X, Cpu386, NoSuf|IsPrefix, { 0, 0, 0} },
|
||||
#define SS_PREFIX_OPCODE 0x36
|
||||
{"ss", 0, 0x36, X, 0, NoSuf|IsPrefix, { 0, 0, 0} },
|
||||
{"ss", 0, 0x36, X, CpuNo64, NoSuf|IsPrefix, { 0, 0, 0} },
|
||||
#define REPNE_PREFIX_OPCODE 0xf2
|
||||
#define REPE_PREFIX_OPCODE 0xf3
|
||||
{"rep", 0, 0xf3, X, 0, NoSuf|IsPrefix, { 0, 0, 0} },
|
||||
|
|
@ -1359,13 +1373,13 @@ static const template i386_optab[] = {
|
|||
{"swapgs", 0, 0x0f01, 0xf8, Cpu64, NoSuf|ImmExt, { 0, 0, 0} },
|
||||
|
||||
/* VIA PadLock extensions. */
|
||||
{"xstorerng", 0, 0x0fa7c0, X, Cpu686|CpuPadLock, NoSuf|IsString, { 0, 0, 0} },
|
||||
{"xstorerng", 0, 0x000fa7c0, X, Cpu686|CpuPadLock, NoSuf|IsString, { 0, 0, 0} },
|
||||
{"xcryptecb", 0, 0xf30fa7c8, X, Cpu686|CpuPadLock, NoSuf|IsString, { 0, 0, 0} },
|
||||
{"xcryptcbc", 0, 0xf30fa7d0, X, Cpu686|CpuPadLock, NoSuf|IsString, { 0, 0, 0} },
|
||||
{"xcryptcfb", 0, 0xf30fa7e0, X, Cpu686|CpuPadLock, NoSuf|IsString, { 0, 0, 0} },
|
||||
{"xcryptofb", 0, 0xf30fa7e8, X, Cpu686|CpuPadLock, NoSuf|IsString, { 0, 0, 0} },
|
||||
/* alias for xstorerng */
|
||||
{"xstore", 0, 0x0fa7c0, X, Cpu686|CpuPadLock, NoSuf|IsString, { 0, 0, 0} },
|
||||
/* Alias for xstorerng. */
|
||||
{"xstore", 0, 0x000fa7c0, X, Cpu686|CpuPadLock, NoSuf|IsString, { 0, 0, 0} },
|
||||
|
||||
/* sentinel */
|
||||
{NULL, 0, 0, 0, 0, 0, { 0, 0, 0} }
|
||||
|
|
@ -1389,13 +1403,13 @@ static const template i386_optab[] = {
|
|||
#undef x_FP
|
||||
#undef sl_FP
|
||||
|
||||
#define MAX_MNEM_SIZE 16 /* for parsing insn mnemonics from input */
|
||||
|
||||
#define MAX_MNEM_SIZE 16 /* For parsing insn mnemonics from input. */
|
||||
|
||||
/* 386 register table. */
|
||||
|
||||
static const reg_entry i386_regtab[] = {
|
||||
/* make %st first as we test for it */
|
||||
static const reg_entry i386_regtab[] =
|
||||
{
|
||||
/* Make %st first as we test for it. */
|
||||
{"st", FloatReg|FloatAcc, 0, 0},
|
||||
/* 8 bit regs */
|
||||
#define REGNAM_AL 1 /* Entry in i386_regtab. */
|
||||
|
|
@ -1443,7 +1457,7 @@ static const reg_entry i386_regtab[] = {
|
|||
{"r15w", Reg16, RegRex, 7},
|
||||
/* 32 bit regs */
|
||||
#define REGNAM_EAX 41
|
||||
{"eax", Reg32|BaseIndex|Acc, 0, 0}, /* Must be in ax + 16 slot */
|
||||
{"eax", Reg32|BaseIndex|Acc, 0, 0}, /* Must be in ax + 16 slot. */
|
||||
{"ecx", Reg32|BaseIndex, 0, 1},
|
||||
{"edx", Reg32|BaseIndex, 0, 2},
|
||||
{"ebx", Reg32|BaseIndex, 0, 3},
|
||||
|
|
@ -1475,14 +1489,14 @@ static const reg_entry i386_regtab[] = {
|
|||
{"r13", Reg64|BaseIndex, RegRex, 5},
|
||||
{"r14", Reg64|BaseIndex, RegRex, 6},
|
||||
{"r15", Reg64|BaseIndex, RegRex, 7},
|
||||
/* segment registers */
|
||||
/* Segment registers. */
|
||||
{"es", SReg2, 0, 0},
|
||||
{"cs", SReg2, 0, 1},
|
||||
{"ss", SReg2, 0, 2},
|
||||
{"ds", SReg2, 0, 3},
|
||||
{"fs", SReg3, 0, 4},
|
||||
{"gs", SReg3, 0, 5},
|
||||
/* control registers */
|
||||
/* Control registers. */
|
||||
{"cr0", Control, 0, 0},
|
||||
{"cr1", Control, 0, 1},
|
||||
{"cr2", Control, 0, 2},
|
||||
|
|
@ -1499,7 +1513,7 @@ static const reg_entry i386_regtab[] = {
|
|||
{"cr13", Control, RegRex, 5},
|
||||
{"cr14", Control, RegRex, 6},
|
||||
{"cr15", Control, RegRex, 7},
|
||||
/* debug registers */
|
||||
/* Debug registers. */
|
||||
{"db0", Debug, 0, 0},
|
||||
{"db1", Debug, 0, 1},
|
||||
{"db2", Debug, 0, 2},
|
||||
|
|
@ -1532,7 +1546,7 @@ static const reg_entry i386_regtab[] = {
|
|||
{"dr13", Debug, RegRex, 5},
|
||||
{"dr14", Debug, RegRex, 6},
|
||||
{"dr15", Debug, RegRex, 7},
|
||||
/* test registers */
|
||||
/* Test registers. */
|
||||
{"tr0", Test, 0, 0},
|
||||
{"tr1", Test, 0, 1},
|
||||
{"tr2", Test, 0, 2},
|
||||
|
|
@ -1541,7 +1555,7 @@ static const reg_entry i386_regtab[] = {
|
|||
{"tr5", Test, 0, 5},
|
||||
{"tr6", Test, 0, 6},
|
||||
{"tr7", Test, 0, 7},
|
||||
/* mmx and simd registers */
|
||||
/* MMX and simd registers. */
|
||||
{"mm0", RegMMX, 0, 0},
|
||||
{"mm1", RegMMX, 0, 1},
|
||||
{"mm2", RegMMX, 0, 2},
|
||||
|
|
@ -1566,12 +1580,13 @@ static const reg_entry i386_regtab[] = {
|
|||
{"xmm13", RegXMM, RegRex, 5},
|
||||
{"xmm14", RegXMM, RegRex, 6},
|
||||
{"xmm15", RegXMM, RegRex, 7},
|
||||
/* no type will make this register rejected for all purposes except
|
||||
/* No type will make this register rejected for all purposes except
|
||||
for addressing. This saves creating one extra type for RIP. */
|
||||
{"rip", BaseIndex, 0, 0}
|
||||
};
|
||||
|
||||
static const reg_entry i386_float_regtab[] = {
|
||||
static const reg_entry i386_float_regtab[] =
|
||||
{
|
||||
{"st(0)", FloatReg|FloatAcc, 0, 0},
|
||||
{"st(1)", FloatReg, 0, 1},
|
||||
{"st(2)", FloatReg, 0, 2},
|
||||
|
|
@ -1582,9 +1597,9 @@ static const reg_entry i386_float_regtab[] = {
|
|||
{"st(7)", FloatReg, 0, 7}
|
||||
};
|
||||
|
||||
#define MAX_REG_NAME_SIZE 8 /* for parsing register names from input */
|
||||
#define MAX_REG_NAME_SIZE 8 /* For parsing register names from input. */
|
||||
|
||||
/* segment stuff */
|
||||
/* Segment stuff. */
|
||||
static const seg_entry cs = { "cs", 0x2e };
|
||||
static const seg_entry ds = { "ds", 0x3e };
|
||||
static const seg_entry ss = { "ss", 0x36 };
|
||||
|
|
@ -1592,4 +1607,3 @@ static const seg_entry es = { "es", 0x26 };
|
|||
static const seg_entry fs = { "fs", 0x64 };
|
||||
static const seg_entry gs = { "gs", 0x65 };
|
||||
|
||||
/* end of opcode/i386.h */
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue