FreeChainXenon/binutils-gdb
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

sim: tighten up gencode output

Browse source 
Update the gencode rules to use the silent build helpers.
This commit is contained in:
Mike Frysinger 2021-10-31 01:05:27 -04:00
parent ac9b6df28f
commit 4837497a7f
4 changed files with 19 additions and 19 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
sim/cr16/Makefile.in
View file

@ -36,19 +36,19 @@ NL_TARGET = -DNL_TARGET_cr16
## COMMON_POST_CONFIG_FRAG
simops.h: gencode
./gencode -h >$@
$(ECHO_GEN) ./gencode -h >$@
table.c: gencode simops.h
./gencode >$@
$(ECHO_GEN) ./gencode >$@
gencode.o: gencode.c $(INCLUDE)
$(COMPILE_FOR_BUILD) $(WARN_CFLAGS) -c $(srcdir)/gencode.c
$(ECHO_CC) $(COMPILE_FOR_BUILD) $(WARN_CFLAGS) -c $(srcdir)/gencode.c
cr16-opc.o: $(srcdir)/../../opcodes/cr16-opc.c
$(COMPILE_FOR_BUILD) $(WARN_CFLAGS) -c $(srcdir)/../../opcodes/cr16-opc.c
$(ECHO_CC) $(COMPILE_FOR_BUILD) $(WARN_CFLAGS) -c $(srcdir)/../../opcodes/cr16-opc.c
gencode: gencode.o cr16-opc.o
$(LINK_FOR_BUILD) gencode.o cr16-opc.o
$(ECHO_CCLD) $(LINK_FOR_BUILD) gencode.o cr16-opc.o
clean-extra:
rm -f table.c simops.h gencode

10
sim/d10v/Makefile.in
View file

@ -37,19 +37,19 @@ NL_TARGET = -DNL_TARGET_d10v
## COMMON_POST_CONFIG_FRAG
simops.h: gencode
./gencode -h >$@
$(ECHO_GEN) ./gencode -h >$@
table.c: gencode simops.h
./gencode >$@
$(ECHO_GEN) ./gencode >$@
gencode.o: gencode.c $(INCLUDE)
$(COMPILE_FOR_BUILD) $(WARN_CFLAGS) -c $(srcdir)/gencode.c
$(ECHO_CC) $(COMPILE_FOR_BUILD) $(WARN_CFLAGS) -c $(srcdir)/gencode.c
d10v-opc.o: $(srcdir)/../../opcodes/d10v-opc.c
$(COMPILE_FOR_BUILD) $(WARN_CFLAGS) -c $(srcdir)/../../opcodes/d10v-opc.c
$(ECHO_CC) $(COMPILE_FOR_BUILD) $(WARN_CFLAGS) -c $(srcdir)/../../opcodes/d10v-opc.c
gencode: gencode.o d10v-opc.o
$(LINK_FOR_BUILD) gencode.o d10v-opc.o
$(ECHO_CCLD) $(LINK_FOR_BUILD) gencode.o d10v-opc.o
clean-extra:
rm -f table.c simops.h gencode

8
sim/m68hc11/Makefile.in
View file

@ -42,16 +42,16 @@ SIM_EXTRA_CLEAN = clean-extra
## COMMON_POST_CONFIG_FRAG
m68hc11int.c: gencode
./gencode -m6811 > $@
$(ECHO_GEN) ./gencode -m6811 > $@
m68hc12int.c: gencode
./gencode -m6812 > $@
$(ECHO_GEN) ./gencode -m6812 > $@
gencode.o: gencode.c
$(COMPILE_FOR_BUILD) -c $< -o $@
$(ECHO_CC) $(COMPILE_FOR_BUILD) -c $< -o $@
gencode: gencode.o
$(LINK_FOR_BUILD) $^
$(ECHO_CCLD) $(LINK_FOR_BUILD) $^
clean-extra:
rm -f gencode m68hc11int.c

10
sim/sh/Makefile.in
View file

@ -34,21 +34,21 @@ SIM_WERROR_CFLAGS =
## COMMON_POST_CONFIG_FRAG
code.c: gencode
./gencode -x >code.c
$(ECHO_GEN) ./gencode -x >code.c
# indent code.c
table.c: gencode
./gencode -s >table.c
$(ECHO_GEN) ./gencode -s >table.c
# indent table.c
ppi.c: gencode
./gencode -p >ppi.c
$(ECHO_GEN) ./gencode -p >ppi.c
gencode.o: gencode.c
$(COMPILE_FOR_BUILD) -c $< -o $@
$(ECHO_CC) $(COMPILE_FOR_BUILD) -c $< -o $@
gencode: gencode.o
$(LINK_FOR_BUILD) $^
$(ECHO_CCLD) $(LINK_FOR_BUILD) $^
sh-clean:
rm -f gencode code.c table.c