FreeChainXenon/binutils-gdb
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

2009-10-22 Tristan Gingold <gingold@adacore.com>

Browse source 
* i386-darwin-nat.c (i386_darwin_fetch_inferior_registers): Use
	amd64_supply_fxsave for amd64.  Fix the offset.
	(i386_darwin_store_inferior_registers): Use amd64_collect_fxsave
	for amd64.
This commit is contained in:
Tristan Gingold 2009-10-22 12:43:57 +00:00
parent 5bce4bde2d
commit 46187dff42
2 changed files with 10 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

7
gdb/ChangeLog
View file

@ -1,3 +1,10 @@
2009-10-22 Tristan Gingold <gingold@adacore.com>
* i386-darwin-nat.c (i386_darwin_fetch_inferior_registers): Use
amd64_supply_fxsave for amd64. Fix the offset.
(i386_darwin_store_inferior_registers): Use amd64_collect_fxsave
for amd64.
2009-10-21 Maxim Grigoriev <maxim2405@gmail.com>
* xtensa-tdep.c (XTENSA_ISA_BADPC): New.

5
gdb/i386-darwin-nat.c
View file

@ -40,6 +40,7 @@
#ifdef BFD64
#include "amd64-nat.h"
#include "amd64-tdep.h"
#include "amd64-darwin-tdep.h"
#endif
@ -89,7 +90,7 @@ i386_darwin_fetch_inferior_registers (struct target_ops *ops,
printf_unfiltered (_("Error calling thread_get_state for float registers for thread 0x%ulx"), current_thread);
MACH_CHECK_ERROR (ret);
}
i387_supply_fxsave (regcache, -1, &fp_regs.ufs.fs64);
amd64_supply_fxsave (regcache, -1, &fp_regs.ufs.fs64.__fpu_fcw);
fetched++;
}
}
@ -194,7 +195,7 @@ i386_darwin_store_inferior_registers (struct target_ops *ops,
gdb_assert (fp_regs.fsh.flavor == x86_FLOAT_STATE64);
gdb_assert (fp_regs.fsh.count == x86_FLOAT_STATE64_COUNT);
i387_collect_fxsave (regcache, regno, &fp_regs.ufs.fs64.__fpu_fcw);
amd64_collect_fxsave (regcache, regno, &fp_regs.ufs.fs64.__fpu_fcw);
ret = thread_set_state (current_thread, x86_FLOAT_STATE,
(thread_state_t) & fp_regs,