Initial creation of sourceware repository
This commit is contained in:
Stan Shebs
parent
1730ec6b18
commit
071ea11e85
4868 changed files with 0 additions and 1779167 deletions
|
|
@ -1,152 +0,0 @@
|
|||
/* This file is part of the program psim.
|
||||
|
||||
Copyright (C) 1994-1995, Andrew Cagney <cagney@highland.com.au>
|
||||
|
||||
This program is free software; you can redistribute it and/or modify
|
||||
it under the terms of the GNU General Public License as published by
|
||||
the Free Software Foundation; either version 2 of the License, or
|
||||
(at your option) any later version.
|
||||
|
||||
This program is distributed in the hope that it will be useful,
|
||||
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
GNU General Public License for more details.
|
||||
|
||||
You should have received a copy of the GNU General Public License
|
||||
along with this program; if not, write to the Free Software
|
||||
Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
|
||||
|
||||
*/
|
||||
|
||||
|
||||
#ifndef _INTERRUPTS_H_
|
||||
#define _INTERRUPTS_H_
|
||||
|
||||
/* Interrupts:
|
||||
|
||||
The code below handles two different types of interrupts.
|
||||
Synchronous and Asynchronous.
|
||||
|
||||
Synchronous:
|
||||
|
||||
Interrupts that must immediately force either an abort or restart
|
||||
of a current instruction are implemented by forcing an instruction
|
||||
restart. (or to put it another way, long jump). In looking at the
|
||||
code it may occure to you that, for some interrupts, they could
|
||||
return instead of restarting the cpu (eg system_call). While true
|
||||
(it once was like that) I've decided to make the behavour of all
|
||||
interrupt routines roughly identical.
|
||||
|
||||
Because, a cpu's recorded state (ie what is in the cpu structure)
|
||||
is allowed to lag behind the cpu's true current state (eg PC not
|
||||
updated) sycnronous interrupt handers are parameterized with the
|
||||
the cpu being interrupted so that, as part of moddeling the
|
||||
interrupt, the cpu's state can be updated.
|
||||
|
||||
Asynchronous:
|
||||
|
||||
Interrupts such as reset or external exception are delivered using
|
||||
more normal (returning) functions. It is assumed that these
|
||||
functions are called out side of the normal processor execution
|
||||
cycle. */
|
||||
|
||||
|
||||
/* Software generated interrupts.
|
||||
|
||||
The below are generated by software driven events. For instance,
|
||||
an invalid instruction or access (virtual or physical) to an
|
||||
invalid address */
|
||||
|
||||
typedef enum {
|
||||
direct_store_storage_interrupt,
|
||||
hash_table_miss_storage_interrupt,
|
||||
protection_violation_storage_interrupt,
|
||||
earwax_violation_storage_interrupt,
|
||||
segment_table_miss_storage_interrupt,
|
||||
earwax_disabled_storage_interrupt,
|
||||
vea_storage_interrupt,
|
||||
} storage_interrupt_reasons;
|
||||
|
||||
|
||||
void INLINE_INTERRUPTS data_storage_interrupt
|
||||
(cpu *processor,
|
||||
unsigned_word cia,
|
||||
unsigned_word ea,
|
||||
storage_interrupt_reasons reason,
|
||||
int is_store);
|
||||
|
||||
void INLINE_INTERRUPTS instruction_storage_interrupt
|
||||
(cpu *processor,
|
||||
unsigned_word cia,
|
||||
storage_interrupt_reasons reason);
|
||||
|
||||
void INLINE_INTERRUPTS alignment_interrupt
|
||||
(cpu *processor,
|
||||
unsigned_word cia,
|
||||
unsigned_word ra);
|
||||
|
||||
typedef enum {
|
||||
floating_point_enabled_program_interrupt,
|
||||
illegal_instruction_program_interrupt,
|
||||
privileged_instruction_program_interrupt,
|
||||
trap_program_interrupt,
|
||||
nr_program_interrupt_reasons
|
||||
} program_interrupt_reasons;
|
||||
|
||||
void INLINE_INTERRUPTS program_interrupt
|
||||
(cpu *processor,
|
||||
unsigned_word cia,
|
||||
program_interrupt_reasons reason);
|
||||
|
||||
void INLINE_INTERRUPTS floating_point_unavailable_interrupt
|
||||
(cpu *processor,
|
||||
unsigned_word cia);
|
||||
|
||||
void INLINE_INTERRUPTS system_call_interrupt
|
||||
(cpu *processor,
|
||||
unsigned_word cia);
|
||||
|
||||
void INLINE_INTERRUPTS trace_interrupt
|
||||
(cpu *processor,
|
||||
unsigned_word cia);
|
||||
|
||||
void INLINE_INTERRUPTS floating_point_assist_interrupt
|
||||
(cpu *processor,
|
||||
unsigned_word cia);
|
||||
|
||||
void INLINE_INTERRUPTS machine_check_interrupt
|
||||
(cpu *processor,
|
||||
unsigned_word cia);
|
||||
|
||||
/* Bit of a funny one. One of the trap instructions has been marked
|
||||
as the breakpoint instruction. This special case calls this
|
||||
interrupt routine */
|
||||
|
||||
void INLINE_INTERRUPTS breakpoint_interrupt
|
||||
(cpu *processor,
|
||||
unsigned_word cia);
|
||||
|
||||
/* Hardware generated interrupts
|
||||
|
||||
These hardware generated interrupt routines are called outside of
|
||||
the instruction execution cycle and so return normally.
|
||||
|
||||
More importantly, they assume that the current instruction address
|
||||
held within the processor is correct.
|
||||
|
||||
Return a non zero value if the interrupt was not successfully
|
||||
delivered */
|
||||
|
||||
int INLINE_INTERRUPTS decrementer_interrupt
|
||||
(cpu *processor);
|
||||
|
||||
int INLINE_INTERRUPTS hard_system_reset
|
||||
(cpu *processor);
|
||||
|
||||
int INLINE_INTERRUPTS soft_system_reset
|
||||
(cpu *processor);
|
||||
|
||||
int INLINE_INTERRUPTS external_interrupt
|
||||
(cpu *processor);
|
||||
|
||||
#endif /* _INTERRUPTS_H_ */
|
||||
Loading…
Add table
Add a link
Reference in a new issue